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Abstract
Quantum computation promises to solve presently intractable problems, with hopes
of yielding solutions to pressing issues to society. Despite this, current machines
are limited to tens of qubits [1] - far less than the number required to build a ‘Useful
Quantum Computer’. The field is in a state of continuous scaling, with groups around
the world working on all aspects of this problem. Research is being conducted into
better physical qubits with longer coherence times, readout and control schemes,
materials, and nanofabrication for a higher density of devices. Along with this, the
field of Quantum Information Theory has advanced, developing innovative algorithms
to make use of limited computational resources. The work of this thesis aims to
contribute to this current effort. It is motivated by the goal of increasing both the
speed and bandwidth of experiments conducted within our laboratory at Microsoft
Station Q Sydney.
Several low-loss radio-frequency multiplexers were characterised at cryogenic temper-
atures, with some shown to operate at below 7mK. The Analog Devices ADG904
was one of these, and its insertion loss was measured at < 0.5dB up to 2GHz. The
heat load to the cryostat was found to depend upon the incident RF power, and the
speed at which the switch was operated: a speed of 10 MHz with an RF signal power
of -30dB (not accounting for line losses) dissipates 43uW as heat. The installation
of these switches yields a benefit over installing extra cabling in cryostat, as long
as the switch doesn’t dissipate more power than the heat load associated with more
coaxial lines. In our case, a switching speed of 2MHz and incident power of -30dBm
maintains this benefit over the installation of three new cables.
Using the ADG904, a switch matrix was prototyped for cryogenic operation. This
switch matrix enables re-routing of wiring inside a cryostat with a minimally increased
thermal load on the cryostat. This, or a similar implementation of these multiplexers
could be used to increase the scale of high frequency experiments if all new wiring and
infrastructure almost arbitrarily, as long as switching speeds and RF signal powers
were sufficiently low. This switch has also been embedded within a TRL calibra-
tion routine, facilitating calibrated measurement of a specific feature of interest at
millikelvin temperatures. As the field of quantum device engineering scales towards
industrial levels, such measurements will be crucial to ‘close the loop’, providing more
effective feedback to device fabrication and semiconductor growth efforts.
Finally, a rapid-turnaround test rig has been developed which has 32 high frequency
and 100 DC lines, enabling tests of significant scale in a liquid helium dewar. This
reduces the time per experiment at 4.2 K to hours rather than days, enabling tests
such as thermal cycling, as well as the evaluation of on-chip structures such as res-
onators and feedlines, or even active electronics and classical computing hardware;
which are all necessary elements of any solid state quantum computing architecture.
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I was taught that the way of progress is neither swift, nor easy.
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Introduction
1.1 Motivation
Quantum computers store and manipulate information using quantum states, rather
than ‘classical’ binary states. Quantum Computation (QC) has been a fertile area
of research since the 1980s, when Feynman claimed that a simulator of the quantum
mechanical laws of nature could not be realised in a classical computer [2]. This
was confirmed by David Deutsch, who in 1985 proposed an extension to the Church
Turing Thesis, which states that any function which is ‘calculable’ by humans is
‘computable,’ ignoring resource limitations [3]. Deutsch proposed that a computer
based on the laws of quantum physics would be impossible to simulate, even with an
arbitrarily large Turing Machine [4]. At this early stage however, it was not obvious
how to build such a computer.
Theoretical advances in the mid 1990s coincided with the first realisation of a quantum
logic gate - the controlled-NOT [5], which piqued the interest of researchers and
funding bodies around the world. In 1995, Shor discovered an algorithm that could
factorise integers in polynomial time – a vast improvement on the sub-exponential
time taken by classical algorithms [6]. Soon after this, Grover proved that a search
of an unstructured database could be conducted in O(
√
N) time using a quantum
machine [7] – again a significant improvement on a classical ‘brute force’ approach
which takes O(N) lookups. This quadratic speed-up may benefit a broad class of
problems that require solution via a large number of database search queries.
Experiments in the late 1990s saw a 2-qubit quantum computer solving Deutsch’s
problem [8], and the first working 3-qubit computer. These however, were realised
in NMR-based quantum computers, for which scaling to large numbers of qubits is
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challenging. The scaling issue was addressed in twin theoretical proposals of the late
1990’s however, from Loss & DiVincenzo, and Bruce Kane. Loss and DiVincenzo
proposed a general purpose, scalable spin-qubit architecture in 1997 [9], followed by
Kane in 1998, who proposed a silicon-based QC architecture, in which Nuclear Spins
of phosphorous donors were used as qubits, with donor electrons mediating their
interaction [10]. Each of these architectures was informed by a desire to define a
future-proof, scalable QC architecture which could be compatible with large-scale
fabrication.
Over the last two decades, considerable effort has been expended by both university
groups and private companies across the world with the goal of producing a pro-
totype of a useful quantum machine. This comprises all hardware associated with
creating, manipulating, maintaining, and reading out a large number of well-defined
quantum states, known as qubits. Advances in materials science have led to the dis-
covery of entirely novel qubit architectures, and improved on control and readout
methods. Along with the qubit hardware, research has also advanced on the ‘soft’
side of the problem: Quantum Information Theory (QIT) has continued to produce
novel algorithms, and improved upon the advantages offered by others [11]. Finally,
experimental hardware and methods which enable these tasks are being furthered
– digital signal processing [12][13], cryogenic cooling [14], and all of the technology
feeding into the ‘poles and wires’ of quantum computation are advancing. This also
includes research into a generic scalable architecture of both qubits and supporting
hardware, which would be compatible with the material constraints imposed by the
material constraints of a cryostat [15]. The strict constraints on noise, power dissipa-
tion, crosstalk, and speed that exist in quantum computation shape the engineering
challenges that many laboratories face [16], and inform the work of many researchers.
Along with Quantum Computation, Quantum Simulation (QS) is also realisable, and
may help with the solution of specific problems[17]. In QS, a system of qubits is
placed into an arrangement which allows it to model the behaviour of another phys-
ical system, with the goal of inferring information about the target system from the
evolution of an artificial one. Modelling the behaviour of materials at the lattice
or molecule level assists with biochemistry problems such as drug delivery, and un-
derstanding physics phenomena such as superconductivity, but such methods may
also be used to model and understand large-scale systems, including climate models
[18]. There are other methods for producing these analogues, and some of them have
been shown to be well-suited to studying strongly correlated materials such as p-wave
superconductors [19].
A ‘useful’ digital quantum machine – one which reaches the so-called ‘Quantum Ad-
vantage’ is defined as a quantum computer that cannot be simulated using classical
hardware in a reasonable amount of time. A machine with the number of qubits and
error rates required for such advantage, a 7x7 lattice of qubits with a 0.5 % error rate
[20] has not yet been realised. Although many research programs are able to produce
numbers of qubits with some degree of entanglement [21][22], Universal Quantum
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Computation remains a research goal.
This is also due to the large number of physical qubits required to perform algorithms
- on the order of 109 qubits, with an error rate of 1×10−3 and a measurement time of
100ns[23] would be required to factor a 2000-bit integer in just under 27 hours [24].
Of these, approximately 104 would be dedicated to error correction alone. Given this,
the field is constantly scaling up both the experimental hardware and algorithms.
Along with this, considerable effort is being invested in expanding a novel class of
‘usefully solveable’ problems in a field known as Noisy Intermediate State Quantum
(NISQ), in which low-fidelity qubits and gate operations may be able to contribute
to the solution of otherwise difficult, if not entirely intractable problems, whilst still
using hardware which is governed by the laws of quantum mechanics [25]. Such a
quantum processor, without the strict requirements on qubit lifetimes, gate fidelities,
and error correction may provide solutions to intermediate-scale problems, such as
many-body quantum physics [26] in the lead-up to the larger scale problems that have
been heralded as solveable on a Quantum Simulator, including nitrogen fixation[27].
A novel method of producing ammonia could save approximately 2 per cent of global
power consumption, due to our dependence on fertilisers, and the inefficiencies in the
Haber-Bosch process - despite the continued development of improved catalysts [28].
Many promising candidate qubit architectures are implemented in the solid-state[29],
due to the inherent scalability of fabrication they have, particularly when compared
with ion-trapping or photonic implementations which could require thousands of cubic
meters of ultra-high-vacuum chambers[30]. The late 1990s and early 2000s yielded
promising results in readout and control of such systems[31][32][33], however scaling
up these systems even into the tens of qubits is a significant challenge.
Most solid-state experiments are conducted in cryostats at low temperatures, which
brings quantum mechanical systems close to their ground state, and isolates them
from the thermal noise of their environment. Each experiment is complex, time
consuming and costly. Even the fastest of cryostats take on the order of 24 hours for
a full thermal cycle from 300K to base temperature and back, and consistently use 7
kW of power [34][14][35]. Further, these cryostats place strict thermal and size limits
on all components in a quantum architecture, including high frequency wiring and
active electronics [36]
1.2 Research Goals
As solid-state quantum computing research steps out of the domain of fundamental
science and into the realms of the commercial and industrial, increasing the scale,
accuracy, and flexibility of low temperature experiments is of paramount importance.
This section outlines the large-scale research goals within the field, providing some
context for the work conducted in this thesis and in our laboratory.
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Fabrication techniques from the semiconductor industry, developed for scaling produc-
tion of circuits [37], could be altered to suit the specific needs of quantum hardware.
This could lead to cleanroom fabrication of nanoscale devices undergoing a scale-up,
from the efforts of single experimentalists creating tens of devices, to a wafer-scale
process in line with industry standards.
Evaluation and test of devices would benefit from automation: in industry devices
are tested on wafers, in automated probers [38]. Manual probe stations have already
been designed for measurements at 4K [39], and automation of these would provide a
vastly increased experimental throughput. Dilution refrigerators, with their vacuum
and thermal restrictions still present a challenge, however automation of cryostats
and measurement hardware could improve this. Such automation would allow re-
searchers to draw inference from the statistical analysis of large datasets, just as in
the semiconductor industry, to assess device yield and process efficacy.
To an extent, this is already occurring. Research has become progressively more
structured and systematic, with engineering approaches being implemented to solve a
host of problems in the field. Multidimensional parameter sweeps determine operating
ranges of devices, automated hill-climbing or convex optimisation algorithms help
to tune parameters such as gate voltages to define quantum dots [40], randomised
benchmarking is used to evaluate qubit and gate performance [41], and cryostats
are progressing towards full automation with minimal human intervention required
to maintain base temperatures in the millikelvin range required for the continuous
operation of good qubits [34].
1.3 Thesis Outline
The work outlined in this thesis endeavours to contribute to the effort described in
section 1.2, lowering the barriers to experiments on intermediate-sized quantum sys-
tems and their supporting hardware; such as active electronics, radio frequency, and
microwave components. Increasing the throughput of experiments in cryostats and
the flexibility of low temperature electronic experiments will assist in scaling quantum
information systems to the sizes required for the development of a ‘useful quantum
machine.’ Along with this, a precise characterisation of electronics at the tempera-
tures required for good qubit lifetimes will assist in scaling few-qubit prototypes to
well-designed larger systems.
Chapter 2 provides a background on Quantum Computing and Quantum Informa-
tion Processing, along with a brief background on the systems in which qubits have
been, or may be realised. Along with this, a review of current experimental methods
and hardware is provided, with attention paid to the barriers to scalability in their
current mode. Through this, a motivation for the work of this thesis is developed.
Chapter 3 outlines work conducted to prototype a switching matrix for radio fre-
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quency signals, designed to operate at the deep cryogenic temperatures required for
qubit lifetimes. This included the evaluation of high frequency electronics for use at
cryogenic temperatures, as well as design and manufacture for these specific require-
ments. A review of commercially available switching technologies is provided, along
with the results of testing multiple switching elements in cryogenic conditions. Using
one of the circuits tested, a switching matrix was developed, and its performance was
evaluated.
Chapter 4 extends on the work conducted in Chapter 3, outlining the develop-
ment and implementation of a two-port RF calibration tool for measurement within
a cryostat, using the ICs tested. A background on radio frequency calibration is pre-
sented, including implementations of one and two port calibrations within solid state
physics experiments. The performance of our calibration platform is presented, and
it is shown implemented in a two-port characterisation experiment. A further imple-
mentation, compatible with the low power requirements of a dilution refrigerator is
proposed. An assessment of the calibration platform is provided, and opportunities
for further experiments enabled by this design are outlined.
Chapter 5 details the design and fabrication of a novel experimental setup for rapid
turnaround testing at 4K. This ‘Helium Dunker’ is larger than many traditional cryo-
gen dipping stations, and as such its design and manufacture faced numerous engi-
neering challenges. It will be used for evaluating the performance of high pin-count
circuits immersed in liquid helium. In this chapter, an outline of its design is pro-
vided, with consideration given to key characteristics such as boil-off, leak rate, and
the repeatability of experiments.
Chapter 6 will provide a summary of all work conducted, and relate each of these
advances to current or future experiments, or broader goals within the field. Finally,
the challenges and opportunities in the field as a whole are re-examined briefly, and
concluding remarks are provided.
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Nature isn’t classical, dammit,
and if you want to make a simulation of nature,
you’d better make it quantum mechanical.
And by golly it’s a wonderful problem,
because it doesn’t look so easy.
Richard Feynmann
2
Background
This Chapter provides background and motivation for all the work described in the
rest of this thesis. A review of Quantum Computation and its promise are presented.
Next, methods of realising qubits in solid-state systems are discussed, with attention
paid to the physical requirements of each architecture. Following this, experimental
techniques used to realise, control, and read out these qubits are introduced. Finally,
the engineering barriers to scaling these quantum systems to the large numbers of
qubits required to perform useful computations are highlighted, with attention paid
to previous and current work which seeks to work within and around these limitations.
2.1 Quantum Computation
2.1.1 Bits and Qubits
Within a classical computer, binary digits - ‘bits’ - are used to represent and process
information. There is no one physical object which defines a bit, and they may be
stored, transmitted or processed in different ways depending on their purpose in an
algorithm. A bit may be represented by the voltage on a wire or pin, the charge
state of a cell of flash memory, the magnetisation state of a small section of a disk,
or the state of a switch. Bits are thought of as ‘ones and zeroes’, since they represent
numerical information, but this may not necessarily the best way to reflect the physics
of computing.
Quantum bits, known as qubits, are the fundamental unit of information within a
quantum computer [42]. They are physical objects which, in contrast to classical bits,
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hold quantum information. These physical qubits are operated upon, enacting gates
in a process analogous to passing classical bits through Boolean logic gates. Similar
to the classical bit, the qubit is a two-level system, so may be used to represent binary
numerical information. However, unlike classical bits, qubits are quantum mechanical
objects. This means that any given qubit may exist in a superposition of its ‘on’ and
‘off’ states(known as |0〉 and |1〉), that multiple qubit states may interfere with one
another, and two or more qubits may be prepared into a state in which they are
entangled with each other. The ability to control and exploit these laws yields access
to the promising speedups of various algorithms referred to in Chapter One.
A common misconception about superposition is that it means quantum information
is simply continuous, but this is not the case. The qubit basis |0〉 , |1〉 spans a two-
dimensional Hilbert Space, and as such, qubit states may be described by a pair of
complex coefficients α and β:
ψ = α |0〉+ β |1〉, for some α, β ∈ C,
This also satisfies the normalisation condition, that is that
|α|2 + |β|2 = 1
Graphically, one may think of the information contained within the qubit as a point
on the surface of a sphere of radius 1, where |0〉 & |1〉 are at the north and south
poles respectively. This allows access to a larger state space than is available to a
classical bit, or a continuous coefficient between 0 and 1. A classical bit would sit
on one of the poles of this sphere only, whilst an analog coefficient would occupy one
parallel of latitude on this sphere. Quantum information has access to a second degree
of freedom - analogous to longitude - on the Bloch Sphere. To be more precise, an
analog computer with N coefficients allows access to an N-dimensional state space,
whilst a quantum computer with N qubits with no entanglement allows access to
a 2N dimensional state space. Quantum bits also have access to another degree of
freedom, since they may be entangled with each other. In this instance, the state space
spanned by a system of entangled qubits expands exponentially to a 2N dimensional
state space [43].
Whilst three-level quantum systems exist, and qutrits (and beyond) are the subject of
research[44], they are well outside the scope of this thesis, and will not be addressed
here.
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Figure 2.1: The Bloch Sphere is a visual representation of the two-dimensional Hilbert
Space that a qubit occupies
2.1.2 Quantum Advantages
Superposition allows for access to an inherent parallelism when performing operations,
however is not the only advantage to processing information using quantum states. As
previously alluded to, qubits may also be entangled with each other - either pairwise or
in a group. This means that the state of a system of qubits may no longer be written
as a product of the states of its composite single qubits - the qubits have become
inseparable from each other. In this situation, any one of these qubits may no longer
be considered as an isolated object, and this entangled state must be considered as
a whole [45]. This yields an exponentially larger computational subspace, but only a
linear increase in resource requirements, and sensitivity to noise [43].
Measurement of a qubit state returns only one or the other of its basis states, breaking
the aforementioned superposition or entangled nature of qubit states. As in funda-
mental quantum mechanics, measurement occurs only in one basis - in most cases,
the z-axis of the Bloch Sphere. Just as in Stern-Gerlach experiments, measurement
in z will only produce a result in z. It is possible to measure in other bases, for
example the x basis, which returns results in |+〉 or |−〉, where |+〉 = |0〉 + |1〉 /√2,
and |−〉 = |0〉 − |1〉 /√2, however these states may not have any meaning in the
computational z basis.
The above results encapsulate the challenge presented to researchers - controllably
producing an entangled state of several qubits, operating upon their states in order
to perform some arbitrary computation, and then reading them out reliably, all the
while without having any undesired effect upon the information which they contain.
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2.1.3 Quantum Logic
Similar to classical computation, there exists a model of quantum computing in which
information is passed through a series of ‘gates’. There are many classical logic gates,
however a universal gate set can be made with either of the ‘and’ or ‘or’ gates, and
the ‘not’ gate. The gate set is defined as universal since from these simple blocks,
large combinational logic structures can be created, and any algorithm which can be
run on a classical computer may be realised. Figure 2.2 shows these canonical logic
gates, with their truth tables.
NOT
IN OUT
1
0
0
1
AND 
A B OUT
0
0
1
1
0
1
0
1
0
0
0
1
OR
B OUTA
0
0
1
1
0
1
0
1
0
1
1
1
Figure 2.2: The AND, OR, and NOT are the best known classical Logic Gates, shown
with their respective Truth Tables
In the case of quantum computation, a novel series of gates are introduced. These
‘Quantum gates’ have their roots in reversible computing, however are reimplemented
to take advantage of the quantum mechanical nature of a qubit [42]. There are many
of these, however a small subset can be used to create a ‘Universal gate set,’ enabling
any solvable problem for a Quantum Turing Machine [4].
One example of such a set is created from four distinct gates: two of which enable
rotations of a single-qubit’s state around two axes of the Bloch Sphere, whilst a third,
the ‘Controlled-Not’ is used to entangle the states of two distinct qubits. Finally,
a ‘Measurement’ gate is required, which enables the readout of any qubit’s state.
Logic circuits created with these Quantum Gates function similarly to classical logic
circuits, however the qubits only persist until they are measured, after which point
the information held within the qubit becomes a classical bit. Figure 2.3 shows three
‘quantum gates,’ the Pauli x, the Hadamard, and C-NOT gates, with their truth
tables.
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NOT (Pauli x) 
Hadamard (Superposition)
CNOT (Entangling)
B
OUT
A
0
0
1
1
0
1
0
1
0
0 
1
1
BA
IN
0
1
1
0
IN OUT
IN OUT
Figure 2.3: The Pauli x (Not), Hadamard, and CNOT Gates, shown with their truth
tables.
Figure 2.4 shows a quantum algorithm being enacted upon three qubits in a logic
circuit. The sequence of gates shown performs the Deutsch-Josza algorithm. This
algorithm is of little practical use, but was designed specifically to be faster on a
quantum computer than on a classical deterministic computer [46].
Clk
H
H
H
HZ
H
HH H
Figure 2.4: An example of a quantum circuit performing the Deutsch-Josza algortithm
on 3 qubits.
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2.1.4 Maintaining Quantum States
These qubits are inherently fragile, and short-lived. This is because they are subject
to noise of many kinds, which drive noise processes that may cause decoherence or
dephasing. There are myriad sources for such noise, and they all depend on the
physical qubit architecture in question. Decoherence (T1) processes can be thought of
as an increased uncertainty of the qubit’s current state, leading to a cone of possible
vectors. This is accompanied by an increased probability of a bit ’flipping’ toward the
|1〉 or |0〉 state, and the Bloch Sphere representation ceasing to be valid. Dephasing
(T2) processes are rotations around the z axis – in the x-y plane, on the same Bloch
Sphere. Cartoon representations of decoherence and dephasing are shown in Figure
2.5
Decoherence
Dephasing
Figure 2.5: Decoherence and dephasing on the bloch sphere
The orders of magnitude for coherence and dephasing times — T1 and T2 -– in various
quantum systems are listed below [29][47][48][49][50][51][52][53]:
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Decoherence and Dephasing Time Scales
Qubit flavour T1 T2
NMR 102 - 108 s 500 ms
Ion Trap 10 min 103 s
Quantum dots 100 ms 0.5 ms
Microwave Cavity 1 ms 0.1 ms
Optical Cavity 1µs 0.1µs
Superconducting Qubits 100 µs 140 µs
Electron Spin in Silicon 270 µs 30µs
Due to how short these time scales are, quantum information must be redundantly
encoded across many qubits, for error correction. However due to the ‘no-cloning’
theorem of quantum mechanics [54], classical redundant error correction - in its sim-
plest form, copying and processing multiple bits in the same fashion, followed by a
majority vote - cannot be implemented. ‘No Cloning’ states that it is not possible to
create an identical copy of any unknown quantum state which results in two separa-
ble, identical systems. No Cloning has an application in Quantum Key Distribution,
a cryptographic scheme whereby information is inherently secure if transmitted via
quantum channels [55].
Quantum Error Correction (QEC) reduces the likelihood of quantum information
being lost due to the lifetime of any given qubit’s T1 or T2 processes, by storing
information redundantly in the entangled state of many qubits. This redundant
encoding produces one logical qubit from multiple physical qubits, which has its own
T1 and T2 time scales. It is possibly to guarantee complete protection of quantum
information, if physical qubits can be manufactured with a low enough physical error
rate [42]. Previous estimates state that with a physical error rate of 0.1%, between
1,000 and 10,000 physical qubits would be required to produce one logical qubit [56].
The simplest form of QEC is a 3-qubit scheme, in which the state of one logical
qubit is stored in the entangled state of three distinct qubits. This may correct for
either bit-flip, or phase errors, but not both which requires nine physical qubits for
each logical qubit [57]. This has further been improved by Steane, such that only 7
physical qubits will be required to encode one logical qubit[58].
Current state-of-the-art error correction uses a lattice of qubits arranged in a ‘Surface
Code,’ in which a two-dimensional lattice of qubits is used to encode information,
with only nearest-neighbour interactions required [59]. This is inherently scalable for
solid-state implementations, which are mostly fabricated on semiconductor wafers.
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2.2 Realising Qubits
The following section provides an overview of some qubit architectures, with discus-
sion of the engineering of each. The work of this thesis has been conducted in the
context of a solid-state laboratory, and so the focus will be on solid-state qubits.
Whilst the underlying physics often has similarities, the engineering challenges facing
ion trapping or photonic circuit efforts differ greatly from those in the solid-state.
There exist several different methods that have been prototyped to realise ‘good
qubits’. ‘Good qubits’ are ideally: well-isolated, controllable quantum systems, with
an energy level spacing between their logical |0〉 and |1〉 states that is large enough to
easily distinguish between them. Isolation is achieved by cooling the qubits and their
surrounds to temperatures close to its ground state (< 20mK for many realisations).
This reduces the background noise of the qubits environment, from phonon excitations
and even stray photons which may affect qubit lifetime. In the solid state, qubits are
controlled by means of electromagnetic fields: for this reason, electronic circuits, single
electrons, and even piezoelectric materials are used to process and store quantum
information. This also provides a view into another one of the key challenges of
Quantum Engineering: conducting electricity without conducting heat.
A final key requirement upon good qubits is that they be anharmonic - that is, that
the energy levels above their basis states must be unevenly spaced, so that excitations
intended to be within the computational basis do not accidentally drive a qubit into
any other state out of the computational basis. The potential, and energy spectrum
of a harmonic and anharmonic oscillator are shown in Figure 2.6.
E12
E23= E12
E34= E12
E12
Figure 2.6: The energy level spacings for two oscillators - harmonic (left) and anhar-
monic (right). Note that excitations in the harmonic oscillator could drive motion of
a system ‘up the ladder’ progressively, whereas the energy level spacing in the right
oscillator forbids this.
Solid state qubits come in many flavours, and it is not yet clear which of these has
the desired combination of reliability in fabrication, qubit lifetime, and controllability
to be classed as ‘truly scalable’. Superconducting circuits, quantum dots in semicon-
ductors, and Majorana Fermion based ‘Topological Qubits’ are examined here.
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Superconducting Circuits
Nonlinear circuit elements can be used to produce anharmonic oscillators. The lack of
resistance within a superconducting circuit leads to no heating within such a circuit,
which would affect qubit states. The Josephson Junction (JJ), which behaves as a
nonlinear inductor, is made by separating two pieces of superconductor by a thin
insulating layer. When combined with a large capacitance, a nonlinear oscillator
is formed. Such a system can be implemented as qubit in several different ways.
Most notable is the charge qubit or ‘Cooper Pair Box’ in which the circuit is slightly
modified to create an effective ‘island’ of superconductor, which holds a number of
cooper pairs. The |0〉 and |1〉 states depend on the number of Cooper Pairs on the
island [32]. Phase and flux qubits may be also be realised [60][61].
The Cooper Pair Box (CPB) design may be modified to introduce a SQUID loop, or
be pushed into the limit in which the charging energy of the capacitor is far lower
than the Josephson Energy. This leads to a hybridisation of the different Cooper Pair
number state energy levels of the system, reducing sensitivity to charge noise and
creating a qubit known as the ‘Transmon’ [62]. An example of such a device is shown
in Figure 2.7, at a scale of approximately 1mm across.
The disadvantages of such an architecture are their physical size, driven by the large
capacitances required, as well as sensitivity to crosstalk from its local electromagnetic
environment. These devices are on the order of 1mm square, due to the goal of
decreasing decoherence, and reducing the participation ratio of electric field in the
surface layers, and are operated by control and readout waveforms at frequencies of
between 5 and 10 GHz [63].
EC
EJ
Figure 2.7: The generic circuit diagram of a superconducting qubit - the Cooper Pair
Box (Red Dashed box). The relevant energy scales EC and EJ are the energy required
to charge the capacitor, and Josephson energy respectively. Moving into the limit in
which EJ >> EC leads to the ‘Transmon’ limit - in which sensitivity to charge noise
is minimised. Right IBM Q’s 4-Bus, 4 qubit, 4 resonator chip, a transmon-based qubit
prototype chip. Image source [64]
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Quantum Dots in Semiconductor Heterostructures
A quantum dot is produced when an electron is confined in all three spatial dimensions
at a length scale comparable to the de Broglie wavelength of the electron [65]. These
may be realised in many different ways, however the most successful quantum dot
based qubit prototypes have been implemented in semiconductor heterostructures.
They may be implemented in Silicon, where positive voltages on ‘accumulation gates’
are used to attract, and then isolate a small number of electrons. They are also
notably implemented in Gallium Arsenide, or other III-V semiconductors which use
‘depletion gates’ to perform the same task.
These III-V heterostructures may be layered in a configuration which produces a two-
dimensional electron gas at one interface approximately 90nm below its surface. This
region is produced by a ‘potential well,’ a small region of its electrochemical potential
which drops below the Fermi energy, providing tight confinement for the electrons
in the vertical direction, with their motion still unrestricted in the horizontal plane
- with densities in excess of 1011 cm−2 and mobilities up to the order of 107 cm2/Vs
[66]. Such a heterostructure, and a device on it is shown in Figure 2.8.
E
z
EF
unoccupied2DEG
superlattice
δ-doping
GaAs
Al0.3Ga0.7As
GaAs
substrate
Metallic Gates
Figure 2.8: Plan view of a heterostructure stack in gallium arsenide, and a double
quantum dot confined by metallic gates, adapted from [23]
Electrostatic gates are patterned on top of this heterostructure, using electron beam
or photolithography on the surface of a wafer, at a size scale comparable to the wave-
length of the electrons in the 2DEG, ∼10nm. These have voltages applied to them,
which create a patterned potential within the 2DEG, producing local constrictions to
obstruct charge flow, or to confine individual electrons entirely, shown in Figure 2.8,
at right. With individual electrons confined these potentials can be altered by electric
or magnetic fields, providing control over the energies of these electrons, and enacting
‘gates’ upon them. These may be implemented as a charge qubit - in which the basis
states are defined by the occupancy of electrons in a single dot or of two electrons
in a double dot, or as a spin qubit - in which the spin state of a single electron in a
dot, or the relative spin of multiple electrons in neighbouring dots encodes a qubit’s
information.
15
Spin Qubits and the Singlet-Triplet Qubit
Spin qubits are those in which the computational basis states are represented by
the spin states of an electron, or a pair of electrons in a DQD. The ‘single’ spin
qubit, first outlined by Loss and Di Vincenzo [9] is the simplest form of spin qubit.
However, operation of these single dot qubits requires rapid control of a magnetic
field for electron spin resonance, which presents a barrier to scaling to large numbers
of qubits, along with the difficulty of efficiently coupling spatially separated spins.
The singlet-triplet qubit [67] provides a route past this, since it requires only a static
magnetic field as well as fast electrical control, yielding a scaling benefit since electic
fields may be more easily localised.
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Figure 2.9: (a) Energy levels for two electrons in a quantum dot as a function of their
energy difference (detuning). (b) The Bloch Sphere of a singlet-triplet qubit. Image
adapted from [68]
In the Singlet-Triplet Qubit, information is encoded in the relative spin of the two
electrons, and readout is conducted only via electrical pulses, producing an inherently
more scalable architecture. The spin states may be parallel or anti-parallel, producing
a spin singlet or spin triplet state, with neither of these favoured by an external
magnetic field. These spin states are a spin singlet, S(0, 2) with two electrons in one
dot, or one of three triplet states: T+(1, 1), T0(1, 1), or T−(1, 1) with one electron in
each of the quantum dots. These triplet states are degenerate in the absence of a
magnetic field, and both singlet and triplet states are degenerate for low detuning,
where the S(0, 2) state is hybridized into the S(1, 1) state.
Operations on spin qubits are performed by varying the exchange energy , which
is a measure of the relative potentials of the two dots in the double dot, controlled
by gate voltages. This is shifted to place both electrons into the S(1, 1) state shown
in the lower left of the energy level diagram in Figure 2.9 (a), where they may be
manipulated by a constant magnetic field and small changes in .
After operations are conducted with low detuning, readout is conducted by spin
to charge conversion. The detuning is increased, energetically favours the S(0,2)
state. However, if the qubit is in its triplet state during this process, Pauli exclusion
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will forbid the two electrons from occupying the same dot, and the states may be
distinguished using nearby charge sensor [33][69].
Topological Qubits
In recent years, considerable research has been conducted into realizing a qubit based
on majorana fermions – a quasiparticle excitation which may be seen in particular
electronic systems. Whilst these were initially proposed as a useful mathematical tool
for particle physicists, Kitaev proposed in 2001 that they may be realised in a spinless
superconductor system [70]. Although Cooper Pairs are generally formed from oppo-
site spins, this had potential realisation in a superconducting system with spin-orbit
interaction [71]. Experimentalists continue to work on realising these excitations in
systems with spin orbit interaction and induced superconductivity, such as indium
arsenide nanowires with an epitaxially grown layer of aluminium or ferromagnetic
chains on superconductors [72].
n electrons
2n Majorana fermions
unpaired Majroana Modes
k
E
μ
Figure 2.10: A nanowire grown at QuTech, Delft used for experiments detailed in [73].
The epitaxially grown layer of aluminium is highlighted green, with ‘cutter’ gates in
red and nanowire occupancy tuned by the blue plungers.
These excitations may be thought of as ‘half electrons’, or real and imaginary parts
of an electron, with two existing for each electron. However, given a chain of single
electrons which is long and one dimensional, if pairing is conducted in a particular
way, two Majorana Fermions γ1γ2 may be found at either end. This is achieved by
tuning the electrochemical potential µ of the nanowire, using a back gate voltage, an
in-plane magnetic field, and current bias. If these majoranas are far enough away
from each other - that is if the wire is long enough - they will not interact. This
interaction between them is suppressed exponentially as separation increases [74].
Readout of these states is a simple parity measurement - the presence or absence of
an electron indicates the presence or absence of two Majorana modes.
Computation with these fermions is conducted by braiding - in which the excitations
are moved around each other. Since they are anyons, each full rotation two Ma-
joranas enact around each other changes the state of the system. This topological
property may be used as the foundation of the basis states of a qubit [75] [76]. Whilst
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considerable research into braiding has been conducted, its experimental realisation
is not yet clear.
The advantage of such an architecture is robustness to noise, since the information
of the qubit is stored non-locally, within both Majorana fermions. This reduces the
requirements upon quantum error correction, and may reduce the number of physical
qubits required to realise an equivalent number of logical qubits, or simply reduce the
error rate and increase the T1 and T2 times for these qubits.
Other Qubits
Whilst there are several other qubit implementations, these are outside of the scope
of this thesis, and will not be examined. However it is worth noting that recent work,
such as that described in [77] has shown that some algorithms may benefit from the use
of multiple different qubit ‘flavours’ within the same processor. This holds analogy to
classical computation, in which storage bits may be implemented in flash cells or non-
volatile memory, whilst computational bits may simply be voltages passing through a
combinational logic network. It is possible that a large scale quantum computer will
use such an architecture - separate qubits for processing and storage - and ‘shuﬄe’
quantum information between them whilst benefiting from the inherent advantages
present in each architecture.
2.3 Experimental Techniques
Experiments to read out and control qubits have developed significantly in the last
two decades. This section introduces some of the key techniques used to realise,
control, and read out qubits, and provides some insight into the challenges associated
with these experiments.
2.3.1 Achieving Low Temperatures
Dilution Refrigerators
The workhorse of quantum computing research the world over is the helium-3 helium-4
dilution refrigerator. These cryostats are capable of reaching and maintaining tem-
peratures lower than 20 mK continuously. This is a requirement for isolating the
qubits from the noise of their environments, and in some cases even the lattices of
the materials in which they are fabricated. Other methods of cooling quickly exist,
such as Adiabatic Demagnetisation Refrigeration [78] however do not have the same
cooling power or sample space as modern dilution refrigerators.
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The dilution refrigerator is cooled by a pair of distinct cooling systems. First, a
temperature of 4 K is reached in one of two ways: either by immersing the main
assembly (in a vacuum chamber) in liquid helium as in a ‘wet’ fridge; or using a
two-stage pulse tube cryocooler, as in a ‘dry’ fridge. All cryostats used in the work
described in this thesis are dry dilution refrigerators, so these are all that will be
treated here.
The two-stage pulse tube has two cold heads – one which reaches a base temperature of
around 40-50K, and the other which reaches a base temperature of <4 K. The cryostat
consists of a series of nested shielding cans, with each one of these being thermally
anchored to a different temperature stage of the cooling circuit. A vacuum chamber
is thermalised to room temperature, a series of radiation shields are then thermally
anchored to each stage below. An inner vacuum chamber is used in some designs,
which may be filled with a small volume of helium to ensure that all components are
thermalised to 4 K.
Below 4 K, the evaporative cooling system takes over. To cool the lower stages,
a turbomolecular pump circulates a mixture of helium 3 and helium 4 through an
evaporative cooling circuit, in which it is condensed through capillary tubes into a
mixing chamber, from which it is evaporated through a ‘still’ and Joule-Thompson
heat exchangers. This evaporative cooling can take the base temperature of a helium-
3 only cryostat to about 300mK. In a dilution refrigerator however, there is a mix
of helium-3 and helium 4. Below 0.87 K, there is a forbidden region in the phase
diagram of this mixture [79] – meaning it will naturally separate into a 3-He rich, and
3-He dilute phase. This phase diagram is shown in Figure 2.11. This separation is
endothermic, and so pumping onto the 3He phase produces the cooling power required
to take the whole assembly to temperatures as low as 2mK [80], with a cooling power
in the order of 100 µW at 20 mK.
There are radiation shields anchored to both the ‘still’ and ‘mixing chamber’ plates
of the cryostat, ensuring the only radiation bathing lower stages is radiation from the
immediately higher temperature stage.
Along with this, considerable care is taken to ensure that each of the lower stages
of the refrigerator can be thermally decoupled from higher stages. In cryostats with
an IVC fitted, sorption pumps are used to extract all of the helium which was used
to thermalize to 4 K. In Bluefors Cryostats with no IVC, a series of ‘heat switches’
are used. These are tubes which double as support struts for the lower plates of the
fridge, but are also filled with a small amount of helium gas, a sorption pump, and a
heater. The low conductivity of austenitic stainless steel at cryogenic temperatures
means that when this tube is voided it is a poor conductor of heat, however when
it is full of helium it efficiently links the two stages to which it is connected. The
heater may be turned on or off to connect these stages, and assist with the cooling
or warming of the cryostat.
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Figure 2.11: Phase Diagram of Helium-3 and Helium-4 mixture, showing the forbidden
region which drives the cooling cycle of a dilution refrigerator
Liquid Cryogen ’Dipping Stations’
Experiments may also be conducted by immersing devices and test samples into
liquid cryogens. Here the operating principle is more simple: the sample is efficiently
thermalized to a particular temperature by being immersed in liquid. Since dewar
flasks are kept close to atmospheric pressure, none of the same constraints around
vacuum spaces exist as do in refrigeration-style cryostats, however hermetic seals
are kept to minimise both egress of cryogen, and ingress of atmosphere, which may
contain oxygen, water, or other impurities whose freezing can lead to a catastrophic
failure of the dewar.
One main goal of any successful dipping station is to avoid boiling off too much of
a liquid cryogen both dynamically (during cooldown) and statically (during long-
running tests). This is done by careful material choice, design, and application.
Austenitic stainless steels or fibreglass are used to minimise heat conduction , due to
their low thermal conductivity at deep cryogenic temeperatures [81] [82]. Radiation
and convection are minimised by adding ‘baﬄing’ plates, narrowing the tube as far
as possible, and adding in further absorptive shielding, such as superinsulation. This
protects the components within the dewar from being bathed in radiation emitted by
components at 300K [83]. The challenges associated with engineering such a set-up
are examined further in Chapter 5: Rapid Turnaround Testing.
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2.3.2 Radio Frequency Electronics
Microwave network analysis is a useful method for characterising the behaviour of
circuits operating at frequencies at which the length scale of the circuit is comparable
to the wavelength of the signals passing through it. As the frequencies passed through
a circuit increase, and become comparable to the length scale of conductors, waveguide
principles must be used to understand its characteristics and behaviour. Microwave
analysis is highly important to designers of quantum hardware, where loss, reflections,
and power dissipation may affect qubit operation. This section outlines some of the
key concepts which will be explored through later chapters in this thesis.
Jacobi’s rule states that in a system in which maximum power transfer with minimal
loss is the goal, impedance matching is required between all components [84]. In
many RF systems, the network can be discretized into a series of subsystems, each
acting as ‘source’ or ‘load,’ or both depending on their place in the circuit. Because
these systems are assumed to be linear in their response, and time invariant, the
chain may be broken at any point, with ‘source’ and ‘load’ anywhere along a chain of
attenuators, amplifiers, and devices under test. The characteristic impedance, and the
loss associated with a radio frequency element or network is defined by its geometry
and the conductance and dielectric constant of all materials used in its manufacture.
Reflections, and hence signal loss occur at any impedance discontinuity, with their
magnitude defined by how large the impedance mismatch is. These reflections can
occur at every connection in the cryostat or room temperature RF electronics – each
bulkhead has a feedthrough connected to a cable above and a cable below, and SMA
cables of up to 3m are used regularly to connect instruments at room temperature
to the hermetic bulkheads at the top of the cryostat. These cables each also have an
inherent loss - a plot of which is shown in Chapter 4.
A generic n-port microwave network is shown in Figure 2.12, with two matrix equa-
tions which may be used to define it. Such a network may be characterised by its
impedance matrix - which determines the magnitude of voltages and currents which
flow into and out of each port, called its Z matrix. By convention, the S matrix is
used - which defines the ratio of voltage inputs to outputs at all ports.
PCB Design for Radio Frequency Generally, it is easiest to maintain a 50 Ω
when using coaxial cables, components and connectors, and as such many programs
have standardised around subminiature-A (SMA) or similar connectors for high fre-
quency components. However these have a minimum size - governed by the dielectric
constant of the Teflon R© dielectric which is often used, and miniaturisation is a clear
goal. For this, PCBs must be designed with consideration for radio-frequency effects:
impedance matched traces, length matching, and via stitching [85].
Figure 2.13 shows cross sections of four commonly used PCB geometries - Microstrip,
Stripline, coplanar waveguide, and coplanar waveguide with adjacent ground. Of
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Figure 2.12: An n-port RF/microwave network may be thought of as a‘black box’
whose n ports each have an incident and reflected voltage and current.
these, coplanar waveguide with ground (CPWG) provides the best isolation from
neighbouring traces, while microstrip geometries offer the lowest loss, due to ther
partial signal propagation in air [86]. These traces may all be impedance matched,
with their impedance depending on the values of all key dimensions, shown in Figure
2.13.
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Figure 2.13: PCB Geometry Cross sections for impedance matched RF traces. From
top left to bottom right: microstrip, embedded stripline, coplanar waveguide, and
coplanar waveguide with adjacent ground plane
Calibration
The goal of any microwave measurement is to move the ‘reference plane’ of the mea-
surement as close to the feature of interest, or device under test (DUT) as possible.
This allows for an accurate measurement of the DUT to be conducted, without the
inclusion of the nonideal effects of the testing equipment. Calibration routines are
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conducted to account for the effects of these imperfections, losses, and reflections in
the system.
There are many methods which facilitate a calibration of a microwave measurement,
and each have their own pitfalls. Three or more known impedances are connected to
the system in turn, producing standards that inform an error model. This error model
may have 6, 8, 10, or 12 terms, depending on how many individual ‘paths’ through the
network are being corrected for. It is used to produce three points of known location
on a Smith Chart, allowing for a correction to be applied to any further measurements.
This has the effect of moving the reference plane of the network analyser to a point
further within the network, closer to the DUT.
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Figure 2.14: Effective circuit elements for each calibration standard.
One and Two Port - SOL(T) The ’SOL,’ calibration is useful only for one-port
devices. Three impedance standards - Short, Open, and Load - are swapped into the
network in place of the DUT and their responses measured. Each of these provides a
single point from which the response of the test set can be deduced, due to their unique
placement on the Smith Chart, and in complex impedance space. An ideal short to
ground has 0 impedance, whilst an ideal Open circuit has infinite impedance, and an
ideal Load is 50Ω, at all frequencies. This locates these three points on the horizontal
axis of the Smith chart, allowing for the appropriate corrections to be made. To
extend this to a two-port calibration, the SOLT method adds a ‘Through’ standard,
providing a connection between both ports of the VNA on a matched transmission
line. For this calibration, the reflection coefficients of the S, O, L, standards must be
measured from both ports of the analyser.
Figure 2.14 shows the effective circuit model for each of the standards implemented
in SOLT - ideally these are an inductance of 0, an infinite capacitance, and a 50 Ω
matched resistance. SOL and SOLT are the most common forms of network anal-
23
EXF
ETF
ERF
ELFEDF ESF
EXR
ETR
ERR
ELR EDR
ESR
EX   - Isolation 
ET  - Tracking 
ER 
EL - Load Match
ED - Directivity
ES - Source Match 
DUT
DUT
a1
b1
b2
b1 a2
b2
S21
S11 S22
S12
S21
S11 S22
S12
Forward
Reverse
Figure 2.15: The 12-term error model for a 2-port measurement showing reflection,
tracking, source, and load match errors may be corrected for with the SOLT calibration
method.
yser calibration, due to their efficacy over a wide frequeny band, however they come
with their own disadvantages. Firstly, these schemes are only applicable to coaxial
standards, since fabricating a ’true short’ and an ’ideal 50Ω’ load on a PCB is a
complex challenge. For this reason, SOL and SOLT are generally implemented using
standards which match the form of the cable and connector used to reach the DUT,
which means that any coaxial-PCB launch cannot be taken into account, and for a
DUT on a PCB, any confounding effects such as inter-trace crosstalk or reflections
on the board may not be able to be negated [87].
Figure 2.15 shows the error models for two port calibrations conducted with SOLT,
showing terms for crosstalk, directivity, load and source match, which may not be
captured, or may be ‘bundled’ by other calibration methods. These 12 terms capture
potential errors and inaccuracies in source and load impedance matching, crosstalk,
isolation, directivity, and tracking [88].
Two Port TRL TRL, or ‘Through,’ ‘Reflect,’ ‘Line’ calibration is commonly used
in industry, due to some key advantages over SOLT. The calibration can be conducted
on-board or even ‘on-chip’[89]. It relies on three impedance standards, each close to
the desired reference plane of the network analyser test set. These may be at the
‘bitter end’ of a measurement chain, even on the same PCB or chip as a DUT,
offering an improved calibration accuracy when compared to SOL(T) [90].
The three standards are as follows. ‘Through’ is (as close as possible to) a direct
connection of port 1 and port 2 of the analyser at the reference plane of the mea-
surement. This generally means a short length of microstrip is fabricated on a pcb,
exactly the same length as the traces which arrive at the ports of the DUT. ‘Reflect’
is as close as possible to identical to ‘Through’ however ending in a structure which
creates a strong reflection - generally and Open, but a Short can be used too. ‘Line’
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is a short length of (ideally well-matched) transmission line, which can be connected
in between the two ports of the test set. This standard’s length does not have to be
perfectly known, but it should be approximately a quarter-wavelength longer than the
‘Through’ standard, at a the frequency of interest of the measurement. For a broad
frequency range, the geometric mean of the upper and lower frequencies,
√
f1f2 is an
ideal frequency to target.
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Figure 2.16: The 12-term error model for a 2-port measurement showing reflection,
tracking, source, and load match errors may be corrected for using TRL, SOLT, or
other calibrations
TRL breaks down the system using a key assumption: that it may be broken down
into a ‘perfect reflectometer,’ followed by a four port ‘error adaptor’ - a virtual net-
work representing the errors of the test set. This four port error adaptor is split
into two two-port error adaptors, which sit either side of the DUT. It has the key
disadvantage of assuming that any leakage - captured generally by isolation terms in
the 12-port error model - is either well-known or zero. The system’s S-parameters are
measured as T parameters and these error terms are de-embedded from any further
measurement:
The measured S-parameters are defined as follows:
Sm = (T1SA + T2)(T3SA + T4)
−1
Rearranging produces the actual DUT S-parameters:
SA = (T1 − SmT3)−1(SmT4 − T2)
Where T1, T2, T3, T4 are the cascading T-parameters [88] of the error adaptors, used
here for mathematical brevity.
This calibration also negates the effects of any impedance mismatches, or imperfec-
tions in the test set, which has a particular benefit in cryogenic applications, where
the properties of particular PCB or coaxial dielectrics may not be well-known at the
temperatures of measurement. It also eliminates the effects of PCB-coaxial transi-
tions, giving the calibration the ability to move the measurement plane directly to
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the PCB, or even directly onto the chip, given on-chip standards may also be fabri-
cated. For this reason, TRL is the favoured method of calibration for use in automatic
probers in the semiconductor industry, for frequencies as high as 50GHz.
TRL suffers in frequency range however, since the approximate quarter-wavelength
difference between Line and Thru standards does not hold for all frequencies. The
calibration equations dictate that a ratio f1 : f2 = 1 : 8 should be maintained for a
TRL calibration using one standard, and that further ranges more standards. Also,
for low frequencies, these Line standards may be impractically long depending on the
dielectric constant of the substrate, and so may be replaced with 50 Ω terminations,
yielding an LRM calibration [91]
A second disadvantage to TRL calibration is that it makes a key assumption that
the errors between each port and the DUT are identical error boxes: that is, that the
THRU standard is comprised of two identical ‘error boxes’ connected to each other.
These error terms are shown in Figure 2.16. This assumption may lead to further
issues when applying this calibration to a larger network where stacked differences
may cause the response of each path to be significantly different to each other.
2.3.3 Control and Readout
The readout and control of solid state quantum systems is a complex problem: for a
quantum computation to be possible, both need to occur on time scales shorter than
qubit lifetimes, meaning that signals used may be in the MHz – GHz range. These
need to be brought to the qubit using impedance matched, high frequency coaxial
cables.
To control qubits, a series of well-calibrated control pulses of the appropriate energy
to perform a particular operation are sent into the cryostat. In the case of a dot
device in gallium arsenide, these are microwave pulses which are incident upon the
electrostatic gates which define the dot, and raising or lowering this potential rapidly
performs rotations around the Bloch Sphere [31] . These pulses may be on the order
of hundreds of MHz to GHz in frequency, and approximately -90 dBm at the device
[92].
Readout is conducted by performing a measurement of either a current or voltage
through a network which is designed to be electrically sensitive to the state of a qubit
that is either nearby to, or directly connected to this network. To perform such a
measurement at the speeds required due to qubit coherence times, this network is
generally an equivalent to a microwave R-L-C circuit which is probed by radio or
microwaves close to resonance [32][93][94].
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Fast Sensing Using Conductance and Dispersive Shift Measurements
Two such readout techniques are the focus of considerable work in quantum dot based
qubit research: radio-frequency reflectometry and dispersive gate sensing [33][69].
In rf reflectometry, a quantum point contact (QPC) which is directly adjacent to
a quantum dot is used as a sensitive electrometer to probe the state of this qubit.
Figure 2.17 shows a schematic, response, and EBL picture of a device to realise such a
constriction. The QPC (shown in blue) behaves as a 1-dimensional constriction to the
flow of current, and is made narrower by increasingly negative voltages being biased
on a gate (Vqpc). As this constriction narrows its conductance becomes quantised in
units of 2e2/h [95] [96]. A plot of conductance vs Vqpc is shown in Figure 2.17. If the
qpc is biased at a point where dG/dV is a maximum, then this QPC’s conductance
will be maximally sensitive to changes in its local electrostatic environment. This then
will change depending on the presence or absence of a dot in the closer of the two dots
to the QPC. High speed measurements are then conducted by connecting this QPC in
series with an inductor of a few hundred nH, producing a resonant tank circuit whose
impedance is close to 50 Ω, and whose Q factor depends on the resistance of this qpc -
25.8 kΩ at maximum sensitivity [97]. The capacitor in this RLC circuit is an effective
capacitance, combining all parasitic elements in the network from 300K to mK (for a
total of about 0.5pF). Using this network, and the spin-to-charge conversion scheme
discussed in Section 2.2, the state of a quantum dot may be read out.
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Figure 2.17: DC resistance of a qpc. State probing of a dispersive sensor (on degen-
eracy between two occupancies). Circuit diagrams for a quantum point contact and
dispersive gate sensor simultaneously implemented as charge sensors for quantum dot
devices - EBL with false coloured gates showing confining gates of qpc (blue) and
dispersive sensor (green) (image courtesy of MC Jarrat)
A dispersive gate measurement similarly uses a fine gate as a charge sensor. It too is
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embedded in an RLC circuit – however in this case, the effective capacitance of the
network is changed by the movement of an electron into or out of a quantum dot,
shifting the resonance frequency slightly. These small shifts are seen clearest when
looking at the phase information, since dφ/dV is maximised on resonance. The ‘hops’
are also most probable at a point where the dot energy is tuned to a point at which
two states are degenerate. In this methodology, the gate to which the tank circuit
is connected is one of the dot confining gates, giving the twin advantages of speed
and scalability, since less ohmic connections to the 2DEG are required to perform a
measurement, which require a significant amount of space close to the device; and less
time-consuming ‘tuning’ of DC biases is required. This technique is directly analogous
to the dispersive shift measurements conducted in the transmon community [98], in
which a high-q microwave resonator has its resonance shifted by the state of a nearby
qubit.
In both schemes, readout is conducted by performing a reflection measurement: a
well-characterised RF signal is sent, from signal generating hardware at 4 K [68] or
at room temperature, passed through attenuation within the cryostat to a directional
coupler which is thermally anchored to the mK stage. After this point, the signal
enters the resonant tank circuit, reflecting off the QPC or gate, and returns via
another port on the directional coupler, after which it is reamplified at 4 K [99] and
room temperature, effectively providing an S11 measurement of the rf network. Both
of these schemes may be operated simultaneously, as shown in Figure 2.17, by using
values of inductance which produce a sufficient frequency spacing so as to prevent
co-resonant behaviour, but to maintain a close to 50 Ω characteristic impedance.
These control and readout methodologies seem to run directly counter to the pre-
viously discussed requirements of ensuring that the qubits are sufficiently isolated
from their environment to be long-lived. This is one of many challenges presented to
scaling quantum systems, to be discussed in the next section.
2.4 Engineering Large Scale Quantum Systems
Whilst individual, and even small numbers of qubits may be realised by manually
tuning electric and magnetic fields - quite literally turning knobs in a laboratory
- such approaches will not scale into the numbers required for a ‘Useful Quantum
Machine’. This section outlines the engineering challenges associated with scaling
from a single qubit prototype to a useful computational array. It also outlines paths
beyond these limitations, including work towards a scalable quantum architecture
which operates within the envelope defined by these limitations.
The main contributor to heat load on the cryostat is radiation and conduction from
higher stages. Whilst radiative heating is prevented with nested radiation shields,
conductive heating is minimized through cross section reduction and careful mate-
rial choices – fiberglass and stainless steel for structural members, and low thermal
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conductivity copper compounds for coaxial cables. The heat flow per connection is
estimated in the table below, with data calculated using previously published data,
or thermal conductivity integrals of the various materials [68]. These numbers may
be used to create a ‘heat budget’ for a large scale cryostat, as in [36].
Heat Conduction
Material 300 K → 4 K 4 K→ 20 mK
BeCu / SS 11.6 mW 3.1 µW
Coax SS/SS 5.5 mW 1.8 µW
NbTi/NbTi - 1.1 µW
BeCu 65 µW 59 nW
Loom Constantan 47 µW 21 nW
NbTi - 4.2 nW
Further, due to the inherently large energies of the microwave pulses required for
both qubit control and readout, they may dissipate heat if they are terminated at
the mK stage. To prevent this, a carefully chosen attenuation scheme is used on each
of the stages of the cryostat [36] [100]. This has the effect of reducing the photon
number incident upon devices held at the mixing chamber stage of the cryostat.
Each attenuator acts as an absorber for higher stages of radiation, and an emitter of
black-body radiation at the temperature of the stage it is thermalised to.
Along with this, cryostat and operator time is an increasingly scarce resource. Cooling
a dilution refrigerator may take in excess of 24 hours, meaning that debugging issues
that may only occur below Tc for some superconductors is time-consuming. Adding
thermal mass to an experimental set-up can also increase this significantly. Novel
load-lock systems reduce the time required for a thermal cycle [34], and automation
reduces the pressure on skilled individuals. However testing at the speed and volume
of the semiconductor industry, in which times on the order of seconds are allotted to
each device for characterisation, is still far off. The large scale 4 K test rig described
in Chapter 5 aims to be an incremental step towards such scales, for the test and
verification of quantum-supporting hardware which does not depend on the millikelvin
environment [15], for example classical logic, amplifiers, and signal generators.
Due to the size of the cryostat, there is a non-negligble latency on the electrical
lines, particularly high frequency coaxial cables. The propogation delay down 2m of
coaxial cable is of order 20ns, which is longer than the times of gate operations in
many architectures [29][101]. This latency provides a barrier to real-time feedback
control of these systems using room temperature electronics.
The physical size of some systems and their supporting hardware also acts as a barrier.
The room temperature hardware associated with controlling one qubit - signal sources,
oscilloscopes, and signal processing modules often occupy a full 19”, 96 RU equipment
rack. This also restricts us at the device level: current Transmon qubits occupy
approximately 1mm square, making scaling into the 106s or more difficult. Each
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coaxial cable has a minimum size, of order 1-2mm in diameter [102]. In a cryostat
which has a limited volume inside the mixing chamber shield, there will eventually
be a constraint on the number of lines which can be installed, even if they are simply
interconnects between devices at 20 mK.
The continuous improvement of cables and connectors has led to the miniaturisation of
interconnect and wiring solutions in off-the-shelf products available for research [103],
with demand from research also driving this improvement in a fortuitous feedback
loop. Along with this, development of low-loss superconducting flexible circuits, as
well as flexible superconducting high frequency lines [104], could enable a greater
density of wiring at low temperatures. Finally, novel packaging and chip interconnect
solutions may enable more reliable connections between devices [105].
The limits placed upon electrical connections into cryostats may be addressed with
an interleaved scheme of frequency multiplexing [106] and time domain multiplexing
- with possibly two or more ’layers’ of time domain multiplexing. Addressable qubits
[107] at the lowest temperature stage of such an architecture would enable one readout
line to be attached to multiple sensitive sensors to read out a large number of quantum
states, such as RF-SETs [108] or RF-QPCs [109][110]. The work described in Chapter
3 is a step towards such schemes, since time domain multiplexing must be a component
in any scalable Quantum Computing architecture.
At the device level, the number of ohmic contacts required to perform reflectometry
or dispersive gate sensing measurements is currently a restriction to the ability to
scale spin qubit experiments. Reducing this number with novel readout or on-chip
multiplexing could provide a scaling advantage for electrostatic gate devices such
as spin qubits[111]. These devices do however, still suffer from differences in their
electrical response, which could affect frequency multiplexed control schemes.
Controllable coupling between qubits is an essential component in a Universal Quan-
tum Computer, enabling entangling gates and interactions between qubits. However,
beyond a few qubits in most current architectures, this interaction is too strong, so
the system suffers from dephasing and decoherence due to this crosstalk. Improved
device designs may allow unintended interactions between a qubit and its neighbours
to be tuned away, with desirable interactions maximised. In Chapter 4, a method of
characterising quantum devices accurately at the base temperature of a cryostat is
outlined, which may contribute to an improved, closed feedback loop between exper-
imentalists and device design efforts.
Cryogenic Architecture of a Quantum Computer
The aforementioned experimental techniques, as well as the barriers to scaling a
quantum system directly inform a potential architecture for a quantum processor, as
first outlined in [15]. This architecture includes a distributed ‘stack’ of control and
readout technology, including feedback, pulsing, DACs, and ADCs within a cryostat.
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There are several advantages associated with ‘breaking out’ the technical infrastruc-
ture throughout the cryostat which benefit its scalability. Less connections between
room temperature and mK reduces the thermal load on the cryostat, and latency
and feedback issues are addressed by reducing the length and loss of interconnects
between qubits and control hardware. In the proposed architecture, the bulk of the
high frequency wiring is between the 4K bulkhead and the mK stage, rather than
from room temperature. This reduces the thermal load on the mK stage significantly
when compared with these connections coming directly from 300K [68], since from
4K to lower stages, superconducting lines can be used, with a significantly reduced
cross section, and therefore heat transfer.
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Figure 2.18: Adapted from [15] - a proposed architecture for a large scale quantum
processor. A bank of qubits at ∼20mK is controlled by pulses sent from room tem-
perature sources, routed by a switch matrix at 20mK. This switch matrix is controlled
by a layer of high speed classical logic running at 4K within the cryostat, controlled
instrumentation running at room temperature.
Prior work conducted within our laboratory has verified the functionality of commer-
cially available FPGAs and signal generators (DACs) at low temperatures [112]. Once
proven working, the main limitation to where these devices may be placed within the
cryostat is their power dissipation. Components such as FPGAs and classical logic
should be placed on the 4K stage where they are directly cooled by a pulse tube,
whilst low-power or passive components such as filters, multiplexers, and directional
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couplers may be placed at the lower stages, where they are cooled by the dilution
circuit with much less cooling power, but a lower base temperature. Bringing these
key ‘breakout’ components closer to the quantum circuit allows for a higher density
of interconnects and wiring at the millikelvin stage, with less connections to hotter
stages, and therefore less heat load on the dilution circuit in normal operation.
The key component within the micro-architecture proposed in [15], shown in figure
2.18 is a switching matrix operating at <20mK, which allows for the breakout and
routing of high frequency signals. Due to heat and size constraints, this is likely a key
component in any quantum computing architecture involving a cryostat. For qubit
control, one passes through ‘prime waveforms’ – calibrated rotation and entangling
waveforms – to qubits based on a numerical address. For readout, multiple low-loss
rf lines may be multiplexed, allowing one cryogenic amplifier to drive the readout of
many qubits.
A prototype of such a switching matrix was previously fabricated in our laboratroy,
and was shown to operate at mK temperatures. Due to the inherent loss in this
system, however, it is not viable as a candidate for multiplexed readout. Here, we
extend this work in a different direction: commercially available integrated circuits
(hereafter ICs) whose behaviour is well-designed for low loss, operating at low tem-
peratures. Chapter 3 details experiments conducted with the goal of producing a low
loss switch matrix for both multiplexed readout and control.
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–Operation beyond the maximum operating conditions for
extended periods may affect product reliability.
Analog Devices Datasheet
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Cryogenic Electronics
This chapter details design and experimental work which was undertaken to exam-
ine the functionality of a set of electronic components at the cryogenic temperatures
required for solid-state Quantum Information experiments. The goal of this work
was a switch matrix for radio frequency signals, which could operate at the lowest
temperature stage of a cryostat, enabling multiplexed control and readout of solid
state qubits. The work conducted includes the design, manufacture, and evalua-
tion of high frequency electronics for use at these temperatures. A prototype of
this switching matrix was developed and verified with promising results for further
experimental applications, both within Quantum Information experiments and with-
out. This switching matrix, and the results of experiments conducted here expand
the ‘toolkit’ available to experimentalists hoping to conduct larger scale experiments
within a cryostat.
3.1 Introduction
Previous research has shown that many off the shelf electronic devices continue to
function at low temperatures, well outside their stated operating range. Some even
appear to have their electrical characterisitics improve, due to the increase in con-
ductance of various metals at low temperatures [81]. Field-induced donor ionization
[113] continues to occur at low temperatures, so CMOS devices still function, whilst
FETs and HEMTs benefit from increased carrier mobility at low temperatures [114].
A quantum processor, as outlined in Chapter 2 would benefit from having its analog
components, such as digital-to-analog converters (DACs), analog-to-digital converters
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(ADCs), and low-noise amplifiers (LNAs) operating at low temperatures, due to the
reduction in thermal noise in these systems at lower temperatures. That said, these
components dissipate considerable energy as heat, and as such need to be anchored
to a stage with high cooling power, such as the pulse-tube cooled 4K stage of a dry
dilution refrigerator. Cryogenic electronic circuits are commonplace in applications
which require low noise measurement, such as astronomical detectors and infra-red
photogrammetry [115]. However, these applications do not face the same challenges
that quantum information experiments face.
In Quantum Information experiments, power budgets are strictly limited by the cool-
ing power of a dilution refrigerator, and latency is introduced due to the length of
interconnects between room temperature and the ‘quantum plane’. For these reasons,
it may not be viable to control a large bank of qubits using strictly room temperature
instrumentation, and a ‘brute force’ approach to wiring. We therefore attempt to
bring as much of the ’control stack’ of a quantum processor into a cryostat as possi-
ble [15]. With control electronics and signal generators prototyped at 4K [112], the
architecture must be expanded by means of introducing a ‘cold switch matrix’ at the
< 20 mK stage of a dilution refrigerator. This switching matrix would enable control
and readout of a large number of qubits, with only a small number of high frequency
lines traversing the thermal gradient from 300 K to millikelvin, hence reducing the
heat load on a cryostat.
Such a switching matrix would not only be of benefit to a prototype quantum com-
puter. For any experimentalist working with high frequency signals at cryogenic
temperatures, the ability to break out wiring, or even re-route a cryostat on demand,
without a thermal cycle would present a significant benefit, as long as the switch-
ing scheme dissipates less power than the heat load associated with extra wiring.
The ability to test multiple paths through a material sample or device, or multiplex-
ing between many devices increases the experimental throughput of these cryostats
significantly.
3.1.1 Requirements in Spin Qubit Experiments
There are two key applications for switching in a quantum processor, on timescales
of µs or less. These are the switching of control pulses to a bank of qubits, thus
enacting gates upon them, and time domain multiplexing for readout. Each of these
is shown separately in Figure 2.16, however in a large processor these could both be
implemented on the same device.
Multiplexing control pulses for spin qubit experiments requires waveforms to be able
to be passed through with high fidelity. Insertion loss up to about 20 dB may not
be an issue, as attenuation stages can simply be recalibrated to ensure that a large
enough signal reaches the qubit. This loss should not be too high however, to avoid
this inherent attenuation heating the mixing chamber. A signal of -60 dBm, for
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example would sink 1 nW of heat into the cryostat. These switches should be passive
and add no noise to the signal - that is, their noise figure should equal their insertion
loss. Isolation between qubits is required so that control signals only affect their
target: 30 dB or more of adjacent channel isolation would prevent this. In previous
work from our laboratory, a figure of less than 1% (-20dB) crosstalk has been shown
to be achievable in device designs alone [116].
Multiplexing readout chains, however is a different matter. The requirements on a
readout system in spin qubit experiments are stringent: low loss lines pass from room
temperature to 4K, from where superconducting NbTi cables take signals to the mK
stage. These low-loss lines are connected to a coupler, the charge sensor for the qubit,
and an amplifier, enabling the reflectometry measurement described in Section 2.3.2
and [33]. A multiplexer between coupler and qubit would need to have low insertion
loss, with high isolation between adjacent channels (of order 30dB). It should also be
absorptive, rather than reflective to spurious signals coming from ’off’ channels, and
to prevent any standing wave effects that could reduce qubit lifetimes.
3.1.2 Off-The-Shelf Switching Technologies
We report upon the evaluation of various commercially available, off the shelf switch-
ing circuits, at various cryogenic temperatures. To the best of our knowledge, no
manufacturer to date has characterised or verified any of their technologies in a low
temperature environment, and few reported results of cryogenic operation of these
circuits are present in the literature. We limited our search to electrically-operated
switches, however it may be worth noting that implementations exist in which me-
chanical switching is conducted for the purposes of rerouting signals within a dilution
refrigerator. The main available switching technologies for high frequency signals
are electromechanical switches, semiconductor integrated circuits, and now MEMS
circuits.
Electromechanical relays use electromagnets to alter the path through which a signal
flows. Many different manufacturers’ relays have been shown to operate at mK tem-
peratures, however they dissipate large amounts of heat during switching operations,
occasionally in the tens of mW momentarily [117]. This adds time to an experiment,
and also may affect other sensitive electronics or quantum devices. The paths through
these switches may be electrically non-identical; either different in length or in geom-
etry, which would lead to impedance discontinuities in one output’s signal which are
not present in another. They also have a limited lifespan, and no significant work has
been done into evaluating the effects of deep cryogenic temperatures on their contact
fatigue properties.
Semiconductor and MEMS ICs were examined closely during this work. The opera-
tion of MEMS (micro electro-mechanical systems) switches at cryogenic temperatures
is the subject of considerable amounts of research [118], due to their potential applica-
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tions in space-based sensing and signal processing hardware. [119]. MEMS hardware
operates in a surprisingly simple way: in switching elements, electrostatic attraction
is engineered between a bus-bar and a path of the circuit by applying a large volt-
age. High frequency MEMS switches are made with either a simply supported, or
cantilever beam element which is pulled down to a contact pad by a voltage Vpd.
Depending on the kind of switching elements they have, these switches may continue
to function at low temperature. It has been shown that there is significant increase
in pull-down voltage for simply supported beam type MEMS switches, due to the
changing elastic properties of the materials used in their manufacture. Cantilever
beam-based switches, shown in Figure 3.1, continue to operate into cryogenic tem-
peratures [118], since there is less thermal effect on their overall flexural stiffness.
However, many of these switches still require prohibitively high voltages to operate -
in the order of 50 - 100V [120]. This high voltage may restrict their implementation
in cryostats, particularly in a large scale, fast switching matrix due to capacitive cou-
pling of signals from their control lines to neighbouring lines. Results regarding the
response of MEMS contacts in low pressure have been inconclusive also, suggesting
another possible failure mode [121].
Figure 3.1: Highlighting the structure of a cantilevered beam MEMS switching element.
Image source: [122]
Semiconductor switches may be made on a variety of substrates and in a variety
of different processes. They have the benefits of size, fast switching time and long,
reliable lifetime. They also have the key benefit of an entirely identical electrically
path through each output, which is a great benefit to a large scale implementation
in which multiple layers of switching circuits may be nested upon each other. The
key drawbacks for these in a large-scale implementation are their insertion loss, and
the limited frequency range, both of which are limited by material properties, the
design of Application Specific Integrated Circuits (hereafter ASICs), and the effects
of stray capacitance and inductance on-chip [37]. However, there are broadband
semiconductor switches which respond over the kHz - GHz range.
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3.2 Experiments Conducted
A number of different multiplexing integrated circuits were evaluated as candidates in
a ’cold multiplexing’ setup, and from those available on the market, five were chosen
to be tested in cryogenic conditions. This included liquid nitrogen dunking, cooling
to 4K via a helium pulse-tube, and cooling to <7 mK in a dilution refrigerator.
S-Parameter measurements were taken using a Keysight vector network analyser,
and logic was provided to the switches using either an automated or manual breakout
box, which connected DC logic pins of each IC to a high or low state bus. Further
measurements were conducted for the ADG904, the most promising candidate IC.
These included a two-tone test, switching speed measurements, and power dissipation.
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3.3 Results and Discussion
Figure 3.2: Insertion Loss and Isolation Data for HMC574
HMC574 The HMC574 is a SPDT (1:2) switch, made on a GaAs substrate.It had
been shown to work at low tempertaures in a previous test conducted in our lab,
with encouraging results for use in a reflectometry or calibration experiment. These
results were verified at 77K in nitrogen, then at 4K in our Leiden cryocooler.
This multiplexer functions at 4K, however its loss is higher than 0.5 dB outside of a
frequency range of about 0.5-1.5 GHz. Whilst this is an applicable range for many
experiments we conduct, an isolation measurement of above -25 dB is not favourable
for this switch in the long run. Whilst this switch may have applications in future
‘cold switching’ implementations, it was not tested further.
38
Figure 3.3: Insertion Loss and Off Isolation of the HMC232ALP4E at 4K
HMC232ALP4E This is another GaAs 1:2 switch, however with favourable datasheet
properties compared to the HMCC574 in terms of both its frequency range and iso-
lation on off channels. In our experiments however, this switch’s response changed
considerably compared with datasheet values when cooled to 4 K. Whilst any change
is undesirable, the characteristics were found to be repeatable. The insertion loss of
this multiplexer is low for frequencies above 3 GHz, and the off-channel isolation of
this device is excellent - higher than 30dB up to 10GHz.
Such a multiplexer may have an application for experiments targeting frequencies
above 3.5 GHz, such as microwave or Transmon experiments. Its performance up
2GHz suggests a ‘capacitive break’ somewhere in the network, suggesting there may
be some elements within the switch whose carriers ‘freeze out,’ providing only a
capacitive link to other parts of the circuit. Due to its large insertion loss below 2
GHz, further tests were not pursued.
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Figure 3.4: Insertion Loss and Isolation of HMC641 at 4 K
HMC641ALP4E This GaAs PHEMT-based multiplexer was also tested at 4 K,
due to its broad frequency range and low insertion loss: its datasheet quotes a value
of 3dB at 20GHz. Similar to the HMC232 however, it appeared to have an increased
insertion loss at lower frequencies, and as such we performed no further investigation.
Once again, the appearance of a ‘capacitive break’ at low frequencies suggests possible
freeze out of components on-chip.
Despite this, it has a clear application in higher frequency experiments, particularly
those which require good response over large range, rather than a lower loss over a
smaller range. A consistent loss of less than 2dB up to such high frequencies could
be of value to controlling banks of superconducting or cavity based qubits, similar to
the implementation in [63].
ADGM1004 The ADGM1004 is a MEMS-based 1:4 multiplexer made by Analog
Devices. Its typical insertion loss is less than 0.5dB up to 3GHz [123]. It contains an
on-board charge pump, which provides DC-Dc voltage conversion between the TTL
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voltages it takes in (on the order of 2.5V) and the voltage required to ’pull-down’ its
switching contacts.
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Figure 3.5: Insertion Loss Through the ADGM1004 Over Temperature, showing it
ceasing to function around 213 K
Its switching contacts are cantilever beam type contacts - which would lead to less
thermal effects and restrictions on its functionality than a ‘simply supported’ beam,
however it ceased to function below approximately 213 K. Figure 3.5 Shows its inser-
tion loss at three temperatures: approximately 300 K, 215 K, and 213 K. The results
down to 215 K were consistent, with just these two curves shown as indicative results.
We believe the charge-pump circuit of this device is what is driving the failure. Ana-
log Devices reports that the IC contains two smaller ASICs - one for the switching
elements themselves, and another for the charge pump circuitry which generates the
80 V required to pull down the cantilever beam elements. This is known as the ‘driver
IC’ (shown in Figure 3.6, courtesy of Analog Devices). This driver likely contains a
bandgap reference and DC-DC converters, which could suffer from carrier freeze-out.
Whilst it is possible to bypass this IC, the 80V normally generated by the charge pump
is required for this actuation. Due to the sensitive nature of all electronics within a
cryostat, voltage swings of this magnitude are not feasible, due to the crosstalk which
they may cause on neighbouring loom lines.
Switching may be able to be achieved by using its on-board ’bypass’ pins, however this
would require voltage swings of 80V to actuate the switch, and possibly more than
this in cryogenic environments [125]. These voltages are a key barrier to being able
to scale such a system, particularly for ’fast switching’, in which digital logic running
at MHz speeds would be required to drive the switch matrix. In this case, capacitive
coupling across neighbouring loom wire could introduce significant crosstalk and noise
to adjacent signals. For this reason, no further work was conducted with this switching
element.
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Figure 3.6: Render of the ‘die’ of a similar MEMS Switch to the ADGM1004
(ADGM1304), showing its driver IC (left) and switching IC (right). Image source
[124]
For all of the measurements above, conducted within a 4K cryostat, calibration is a
key challenge. Many of the measurements taken include the behaviour of an imperfect
’test set’ as well as that of the device under test. Insertion loss measurements are
generally calibrated using a ’naive’ subtraction method - in which the response of a
similar pair of cables is subtracted from the response of the device and its cables.
We note that the sixteen coaxial cables installed in our dilution refrigerator have
responsees which differ by up to 1dB at 8 GHz, with this spread increasing further
as frequency increases. This sets the ’error bars’ on the preliminary measurements
conducted, and other methods are used to calibrate the more detailed measurements
taken later. This will be discussed further in Chapter 4.
3.3.1 Detailed Results: ADG904
A CMOS-based 1:4 multiplexer, the ADG904 was also tested. Of the circuits tested,
it was the clear favourite, due to its low insertion loss at low frequency, good response
up to 2.5GHz, and isolation performance. Its datasheet reports excellent room tem-
perature loss and isolation characteristics. Along with this, due to its simple logic
configuration, it would be an easy switch to incorporate in a large, reconfigurable
matrix.
Once this multiplexer was verified at 4 K using a network analyser, further charac-
terisation tests were conducted to verify its functionality at millikelvin temperatures,
and check that its power dissipation was low enough to incorporate at the mixing
chamber stage of a dilution refrigerator. Figure 3.7 shows data taken at ∼ 13 mK,
showing an insertion loss of < 1dB up to 2.5 GHz. We also report isolation between
adjacent channels of order 30dB up to 1.5 GHz, and 20dB up to 4 Ghz, and note that
each of these values appear to be satisfactory for both pulsing and reflectometry-style
42
Insertion Loss
Isolation
Figure 3.7: Insertion Loss, Heating Data, and Picture of the PCB Measured at mK
experiments. These results are shown in Figure 3.7.
At room temperature, tests were conducted to ensure that its noise performance was
appropriate, and to examine the operating envelope of this device further. Its noise
performance was assessed using a spectrum analyser and a calibrated noise head, and
its noise figure was found to be equal to its insertion loss - meaning that there are no
internal noise sources on the device.
A two-tone test (Figure 3.8) was conducted to investigate behaviours initially seen in
the switch including apparent ‘half-on’ behaviour which the multiplexer had exhibited
when its operating voltage was decreased. A tunable attenuator inside a cryostat
would allow for well-calibrated pulses to be used for control and readout of qubits
with slightly different properties due to manufacturing inhomogeneities. This was
shown however, to be due to an increase in inter-modulation distortion at lower bias
values, visible in figure 3.8 A network analyser would fail to capture such effects, since
43
such swept measurements only probe one frequency at a time through a demodulation
and mixing network [126]. Figure 3.8 shows the response at two operating voltages.
ADG904 - Two-Tone Test
Figure 3.8: Two tone test of the ADG904 at 4K. At a Vdd of 2.5V (top) and 0.75V
(bottom)showing intermodulation distortion (IMD) components
Power dissipation of the ADG904 was tested, starting from a base temperature of
< 7 mK, shown in Figure 3.9. These tests required a new PCB, which provided high-
speed connections to all of the inputs and outputs of the switch. Figure 3.9 shows
the PCB used for these experiments, and the data taken. An Arbitrary Waveform
Generator (AWG) was connected to the two logic pins (A0, A1), and run through a
binary counting algorithm, alternately switching the signal path through the switch
to outputs 1, 2, 3, and 4. We note that current is only drawn by the switch during
active switching processes, rather than in steady state. This is due to the capacitive
elements, including stray capacitances on-chip being charged and discharged to open
or close channels. This led to an increased power dissipation as the clock rate of this
AWG was increased.
Increasing the RF power and the frequency of the RF signals also led to further
heating, since the primary method of insertion loss for a semiconductor switch is
dissipation, which translates to heat at millikelvin temperatures. For this reason,
our temperature measurements were all conducted at RF powers of -20 dBm or less,
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Figure 3.9: Power dissipation test results for the ADG904.
leading to an incident power at the mixing chamber stage of -25 dBm, as these tests
were conducted on RF lines with no attenuation. They were conducted at ‘normal’
spin-qubit frequencies of between 300 and 900 MHz.
We found that in a steady state, and for low frequency switching, the presence of
this multiplexer in our signal path had no effect on the base temperature of the
cryostat. As switching speed increased however, this was not the case. Increased
switching speed leads to appreciable current draw, and hence power dissipation. A
temperature below 50 mK is desirable for our spin-qubit coherence times [65], and so
this provides an upper limit on the speed of switching operations. We note a limit on
the switching rate of this device in the tens of MHz for mixing chamber temperatures
in the appropriate range.
Comparing the data from the switching speed experiment to results taken from a
well-calibrated heater on the mixing chamber of our cryostat allows us to estimate
the amount of energy required per switching operation. We estimate that the ADG904
dissipates approximately 43µW when switching signals of -30dBm at 10 MHz - cor-
responding to a dissipation of 4.3 pW per operation.
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A further comparison may be made using the table in Section 2.4, showing that a
benefit to the overall heat budget of our cryostat can be maintained for switching
speeds up to approximately 2 MHz, and powers of up to -30 dBm. This provides a
roadmap towards breaking out high frequency wiring at the lowest temperature stage
of any cryostat, for time domain multiplexing of signals up to 2 GHz, on timescales
of approximately 0.5 µs or more.
The switch’s operating range may be able to be further extended by decreasing the
size of the logic voltage swings, and only operating around the small deadzone between
the switch’s ‘maximum off voltage’ and ‘minimum on voltage’. A swing from 0.7−1.7
V may provide the required energy to perform a switching operation, depending on
the size scales of gate electrodes, parasitic capacitances on-chip, and the operation
being performed.
ADG904 - Time Domain Prole
Figure 3.10: Switching profile of the ADG904 in time domain. A 2 ns rise is preceded
by a 2ns pause after the logic voltage is raised, for a total procedure of 4ns.
Finally, the time domain response of the switch was measured (Figure 3.10). We
measured a total switching time of 4ns, consistent with datasheet values. The profile
of this switching action is shown in Figure 3.10. Here, the pulse was sent down coaxial
cable of approximately 1m length, arriving at the device at 2ns. We note a full scale
output by 6ns, but also that this rise is preceded by a 2ns delay.
3.4 A Radio Frequency Switch Matrix
After both verifying the functionality and utility of the ADG904, it was implemented
into a design for a switching matrix. A small scale (2:4) switching matrix was designed
and manufactured in house, and shown to operate at millikelvin temperatures. A
second revision has been designed, on a low loss substrate with improved logic routing.
Figure 3.11 shows a cartoon representation of the architecture of the matrices designed
and prototyped. Either of two inputs is sent to any of four outputs, allowing for
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dynamic rerouting of a cryostat at the millikelvin stage of a cooldown. Such devices
have already been developed at a significant scale for the multiplexing of DC signals
[127], and a combined multiplexing scheme across the frequency spectrum would
allow for a significant increase in the scale and scope of experiments which could be
conducted in cryostats.
Figure 3.11: The architecture of the prototype switching matrix, which incorporates 6
1:4 multiplexers in a 2:4 configuration.
We note that integrated circuits on the market perform this functionality, such as the
HMC596 [128]. However, each of these has a significantly higher insertion loss than
is acceptable for our requirements. The goal of this design was a radio frequency
switching matrix which could outperform ICs in the frequency band of interest (up
to 2.5GHz).
The first prototype, shown in figure 3.12, was intended to be hand-assembled, whilst
later revisions are miniaturised. It was designed to be manufactured in a simple,
two-layer circuit board mill. The minimum size of vias is approximately 0.6mm, and
each via is placed and riveted by hand. Each via has an approximate inductance of
0.835 nH, given the dielectric thickness of 1.6mm. The dielectric material choice, FR4
defines the width of each 50Ω coplanar waveguide as approximately 2.25mm, with 0.5
mm spacing to its adjacent ground plane. Each bend in these transmission lines was
of radius at least 3.5×w, (where w is the trace width), abiding by a microwave ‘rule of
thumb’. This leads to a large scale board with wide, relatively long traces, as shown
in Figure 3.12.
All high frequency traces were designed to be an electrically ’similar’ - if not identical
- length. The difference between the longest and shortest path corresponds to an
approximate 20 deg phase difference at 2.5GHz, which could be ’calibrated out’ with
software-defined phase shifting, however later iterations have taken this into account
further. DC logic tracks are brought onto the board by a loom of DC wiring, which
is connected to solder pads and secured with polyimide (Kapton R©) tape. This loom
wire has a finite capacitance, which limits the speed of switching action and provides
a mechanism for heat dissipation if assessing the high-speed properties of the device.
This PCB design is shown in Appendix A: Electrical Designs.
Thermalisation to the mixing chamber was achieved through the SMA connector
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Figure 3.12: Photo and schematic of RFMx V1 - prototyped in-house.
grounds, which are assumed to be in good thermal contact with the solder and rest of
the PCB. Later revisions are multi-layer designs, and each of these has a fully exposed
rear ground plane, allowing for full thermal contact to custom designed mounting
hardware.
3.5 Characterisation
The switch matrix (RFMx) was built and debugged at room temperature, then cooled
in a dilution refrigerator for characterising its electrical behaviour at millikelvin tem-
peratures. The functionality of the matrix was verified, with results shown in Figs
3.13-3.15.
To avoid heating the mixing chamber of our cryostat due to dissipated power, par-
ticularly at higher frequencies, all measurements at mK were conducted with VNA
output powers of -30dBm or less. This led to ‘noisy’ results, particularly when mea-
suring isolation, as seen in Figure 3.13. The noise floor of a 50 Ω system at room
temperature rests at -174 dBm, however the noise floor of the detector of the VNA is
-114 dBm [129], a minimum of 10 dB above the return power measured in Fig 3.13.
To verify the results we achieved, our isolation measurements were taken again at 4K
when thermally anchored to a pulse tube, allowing for high frequency, high power
measurements of isolation to be conducted. Figure 3.14 shows this data, taken with
an output power of -20 dBm.
All traces show an insertion loss on the order of 0.5dB up to 1.5GHz - with one
exception, in path A-4. Each of the traces that pass through input A are routed
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Figure 3.13: Loss and Isolation of RFMx at 13mK in a dilution refrigerator. With an
incident power of -40 dBm, the use of the switch matrix had no notable effect on the
temeperature of the cryostat.
through the rear of the board, undergoing a layer change through a pair of vias. Each
of these exhibits resonant behaviour at a set of frequencies, whose half-wavelengths
are the length of the traces on the rear of the board. Avoiding this resonant behaviour
in future can be achieved by reducing via inductance [88] and stray capacitance on
the board.
CMOS Logic for Control To use such a matrix within a full quantum computing
architecture, it would be best controlled by a layer of high speed digital logic. This
would maintain the benefit to the thermal budget of the cryostat, ensuring that a
minimum of high frequency lines need to be added. As in previous work from our
laboaratory, this could run within the cryostat[15], however simpler solutions for
intermediate stages have also been developed.
A serial-to-parallel data conversion system was prototyped and evaluated at 4K, using
7400 series CMOS logic. The HC74595N shift register is capable of performing serial
to parallel conversion on an incoming data stream at clock rates well into the tens
of MHz, allowing for switching of waveforms between banks of qubits if the lifetimes
were on the order of microseconds.
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Figure 3.14: Insertion loss and isolation traces taken again at 4K with a higher power,
to verify the low power results which had been taken at mK.
Whilst these shift registers don’t operate at the speeds required to perform high-speed
control of a large bank of qubits, they do reduce the number of DC lines required
to control a switching matrix, from 2 per IC (a total of 14 for 2:4 or 72 for a 4:16
matrix) to 6 in total, regardless of the number of ICs. These shift registers have been
implemented in the designs of the next revision of the switching matrix, whilst later
revisions could incorporate FPGA or ASIC-based logic [112].
Redesign Each of these traces has an approximate insertion loss of <0.2 dB, due to
the loss tangent of the material on which they are fabricated, [130]. For this reason,
reducing the length of high frequency traces is a key goal. Further revisions of this
board have been reduced in size, and could be reduced further to ensure such effects
can be minimised. Reducing this size also increases the frequency of any resonant
‘dip’ behaviour, as seen in Figure 3.15.
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Figure 3.15: Insertion Loss, all paths through RFMx
A further method of mitigating this impedance mismatch was assessed, and was
implemented in later designs, similar to the three-via interconnect proposed in [119].
In these designs, each ’layer change’ via was accompanied by neighbouring grounded
vias - creating a quasi-coaxial structure, extending the notion of the ‘quasi planar’
structure produced by the three-via-interconnect. The distance of these vias from
the signal path was then set using a coaxial approximation to produce the required
characteristic impedance of 50Ω.
A multi-layer redesign has been conducted, to be fabricated in a 6-layer stackup
using panasonic’s low loss MEGTRON-6 R© substrate [131]. The change of dielectric
will allow for a wider coplanar waveguide geometry, which in turn will reduce the
insertion loss of each RF trace to < 0.1 dB, and increased via shielding will improve
isolation between these traces. This design also makes use of a few conventions of
RF design which were harder to achieve in our first prototype: all potential sources
of an impedance mismatch are stacked close to each other where possible, RF layers
are internally shielded by ground planes, and shielding via spacing is reduced to the
order of λ/30 for the frequencies targeted. A pair of test traces were also added to
assess the design and manufacture of the device. This design is shown in figure 3.16,
with a detailed view of this shown in Appendix A.
Implementation within an experiment similar to those conducted within our lab is
a near-term goal, proving the concept of low-loss multiplexers in cryogenic contexts.
Such a proposed architecture is shown in Figure 3.17.
With variable attenuators on each channel, our switch matrix could act as an I-Q
mixer, which would enable the addition of arbitrary amplitude and phase offsets to
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Figure 3.16: The redesigned RFMx (signal layers shown in Appendix A: Electrical
Designs). It is a six-layer board, on a stack of MEGTRON6, and a design on ASTRA
MT-77 has been conducted also. It includes both full DC logic, and provision for the
use of Shift registers driving Serial-Parallel conversion for changing states.
each waveform, accounting for the inevitable variances in qubit responses caused by
fabrication. To further account for qubit differences, multiplexers could be incorpo-
rated into a switchable bank of narrowband amplifiers, relaxing the constraints on
broadband cryogenic amplifiers.
3.6 Further Work
Aside from simply increasing the scale of the switching matrix - for example a full
4:16 has been specified - there is a considerable amount which could be done to
expand upon this work. A pair of key goals would be to improve the rate at which
switching could be done (switching speed), and the speed of each individual path
change (switching time). Methods of shaping DC pulses from room temperature, or
operating the switches close to their switching voltage could be used to decrease these
timescales, as mentioned in section 3.3.
Whilst this switch’s operating speed may be limited by current dissipation, a ‘slow’
switching matrix - operating in the regime of MHz or below - is still of some util-
ity to a quantum information, or simply cryogenic electronics laboratory. However,
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Figure 3.17: A proposed architecture implementing switching across the ’full stack’ of a
solid-state experiment. Four amplifiers are available on the 4K stage, with experimen-
talists able to choose between each one for different frequency ranges or requirements.
Multiple readout sensors (pink) are available using the same reflectometry setup, and
switching of control pulses is possible between a number of qubits at a timescale com-
parable to spin-qubit lifetimes [29](shown in green).
faster switching speeds and times could also be achieved using in-house manufacture,
however this has shown to increase loss to unacceptable levels for readout. Novel
structures in fabrication, such as an improved recipe for the eutectic ohmic stack
which connects to the 2DEG in the switches described in [15] could assist in this.
Further to this, implementing design techniques from VLSI which reduce stray ca-
pacitances and other parasitics in a circuit [37] could assist creating faster-operating
channels to drive switching events.
It’s clear from previous work from our laboratory and elsewhere [132] that it is pos-
sible to create faster logic than the 7400 series CMOS logic currently embedded in
the prototype switch matrices. A cryogenically integrated decoder for an industry-
standard protocol, such as SPI (Serial-Parallel Interface) or a dedicated FPGA [112]
could provide the required layer of fast classical logic to drive radio frequency switch-
ing, and other signal routing at millikelvin temperatures. This may be used to enable
quantum algorithms or simply to multiplex signals to a large number of devices being
characterised and tested. However, these will be limited by their power consumption
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- Ethernet switching ICs that handle 10Gbps (1010Hz) digital waveforms, or high
speed FPGAs use in the tens of watts per device [133] Two solutions are available
as such an architecture scales up: either a larger number of pulse tubes could be
utilised to maintain low temperatures with a high cooling power, or a superconduct-
ing logic implementation, such as RQL [134] or RSFQ [135] could be used, dissipating
negligible power for high speed logic operations.
Of course, a low loss switch matrix is desired, but a further goal is miniaturisation.
Each of the PCBs described here on the order of 100× 100mm, so that components
could be hand-placed and soldered. However, it is not hard to imagine an imple-
mentation in which the key limit is the size and accessibility of any RF connectors
on the board. Beyond this, multi-coaxial connectors such as the Ardent Leapfrog R©,
developed in the work of [68], could be used to bring a large number of high frequency
signals onto or off a reduced size printed circuit board.
Repackaging ICs in a diferent manner, or creating a multi-component module could
aid in this miniaturisation effort. The ADG904s in our work were 20 pin TSSOP (Thin
Shrink Small Outline Package) for example, which has a footprint of approximately
4x5mm, wheras the die inside may only be fractions of a millimetre in each dimension.
They are also available as a 4x4 mm QFN package. The ICs themselves often have
excess space on their surface added to incorporate wirebond pads. Different packaging
methods, such as bump-bonding or BGA packagng could be implemented, or the
devices simply scaled up. As a 1:8 or more multiplexer based on similar technologies,
for example, could be designed with particular attention paid to cryogenic ASIC
requirements, such as dielectric choice and thermal considerations.
A possible application of cryo-operable switches in the effort to build a quantum
computer is calibration of high frequency measurements. To perform a calibration,
three or more known impedance standards are switched into or out of a network,
providing enough known responses to effectively negate the effects of an imperfect
test set upon a measurement. The ADG904 was embedded in such a routine for our
laboratory, and this will be further discussed in Chapter 4 – Calibrated Measurement.
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A careful analysis of the process of observation in atomic physics
has shown that the subatomic particles have no meaning as
isolated entities, but can only be understood as interconnections
between the preparation of an experiment,
and the subsequent measurement.
Erwin Schrodinger
4
Calibrated Measurement
This chapter outlines one application of the cold switching technologies investigated
in Chapter 3, a calibration routine for low temperature high frequency measurements.
The design and characterisation of a calibration tool developed for use in our lab-
oratory is detailed, and its performance assessed. Using this tool, the behaviour
of components often used in spin-qubit experiments was investigated at both room
temperature and at 4K, with some results presented here. Finally, opportunities for
further improvements or extensions to this calibration ‘kit’ are outlined.
4.1 Motivation
To scale quantum systems, a precise understanding of the properties of each qubit
and its local electromagnetic environment is required, to produce precisely engineered
interactions for multi-qubit operations, or reduced crosstalk for enhanced qubit life-
times. Based on a bandwidth of 50 MHz and a maximum frequency of 5 GHz, ∼ 100
frequency channels may be multiplexed for readout using one high frequency line, in
a scheme similar to that described in [106], however the location and spacing of these
frequencies depends on parasitic quantities which may only be known to first order
through approximations. In the case of spin qubits in gallium arsenide, this could
be the capacitance contribution from geometric capacitance between a fine gate and
2DEG [69], or from structures defined by the potential applied to the 2DEG [136].
Tunability of each resonance could provide a route past this[137] [138] [139], but such
an approach adds further complexity by increasing the number of DC voltages re-
quired to enable readout. For scaling to larger systems, it would be preferable to be
able to predictably and reliably create qubits and readout structures with the desired
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response.
This is also true if the ‘brute force’ method is to be adopted, and there are to be
multiple readout chains within one cryostat. Their amplifiers and active components
may need to be more power limited or have a narrowband response to maintain stable
cryostat operation, given a wideband amplifier may consume hundreds of mW at a
stage which has ∼ 1.5 W of cooling power available [99]. This again necessitates
an improved understanding of the qubit’s properties at high frequency. However,
attaining this understanding is a challenging task, for a number of reasons.
Accurate scattering measurements of any system at low temperatures are challenging,
due to loss over the cable length and the attenuation which is placed in the system to
prevent heat transfer [36]. These efforts are further hindered by the powers required
for operation of solid state qubits, of order -90 dBm for spin qubits in gallium arsenide
[92]. A signal of this magnitude is already close to the -110 dBm noise floor of
high quality room temperature instrumentation [129], ignoring the effects of any loss
or attenuation on the signal’s return from mK back to room temperature. Whilst
schemes such as rf-reflectometry [33], and dispersive gate sensing [69] provide a route
past this, these schemes themselves may not provide ‘absolute’ results, since they rely
on uncalibrated components and cables in their test set. As such, they only provide
information on changes in a large network which includes a charge sensor.
Variance also exists between each high frequency line within the cryostat, due to
manufacturing tolerances, differences in the way in which each line is set up, and
changes caused by these lines thermally cycling from 300K to mK regularly. The
ideal precision of a measurement may well be smaller than these error bars. Figure
4.1 shows the insertion losses for 16 brand new high frequency cables (UT-085 CuNi-
SS [102]), and highlights both the inherent loss of these cables, and the differences
between them.
Figure 4.1: Differences between transmission through each of the 16 un-attenuated
high frequency lines installed in a cryostat in our laboratory.
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Whilst simulation may offer one route past such issues, accurate simulations of elec-
tromagnetics like these is challenging. High frequency simulation software has been
used to simulate the behaviour of resonators and other structures in a qubit readout
chain, with some promising results [140]. Despite this, simulations at the quantum-
limited level are non-trivial. The behaviour of a 2-dimensional electron gas in which
a S-T qubit is confined for example, is often modelled as a perfectly conductive sheet.
We now understand that this is not the case [141], even though the approximation is
useful for analytical results.
In radio frequency and microwave engineering, this is a solved problem. Calibration
is conducted to account for the behaviour of the array of components, cables, and
connectors and measure only the properties of the feature of interest (known as the
device under test or DUT)[88]. These calibrations may be used in any RF system
whose errors are linear and time invariant (LTI), since an LTI system may be broken
down into constituent parts, each of which can be convolved to reproduce the transfer
function of that original system.
Calibrated measurements of individual qubits would allow for a precise characterisa-
tion of crosstalk, interference, reflections, and loss within the qubits, aiding in the
understanding of the effect of control and readout signals and any decoherence or
dephasing mechanisms. A bank of well engineered qubits in a large scale processor
may not require a calibration routine as long as the logical |0〉 and |1〉 states may
be resolved from each other. However, the incremental steps towards such a proces-
sor do - well characterised feedlines, resonators, and supporting hardware will help
researchers to develop the constituent components of a future quantum computing
architecture such as the one proposed in [15] in isolation, before their integration into
a larger scale quantum machine.
4.2 Calibration Efforts In Solid State Physics
Prior work has been conducted with the aim of producing a calibrated high frequency
measurement at temperature, however each of these comes with their own disadvan-
tages or barriers to practicality. This section outlines some previous attempts, and
currently used methods from the community to realise a calibrated low temperature
measurement. Each of these relies upon the same principle: three or more known
impedances provide points upon which to centre the Smith Chart for a given test set.
The most obvious method is by ‘brute force,’ in which multiple cool-downs are con-
ducted with the same wiring, replacing the DUT with different impedance standards
each time. This is not only costly and time consuming for an experimentalist, but also
may be invalid if the response of the system is not identical during each cooldown.
One calibration effort [142] involved the use of the MiniCircuits SP6T relays mounted
at the millikelvin stage of a dilution refrigerator. The advantage of mechanical
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switches is clear – their crosstalk and insertion loss performance exceeds all solid
state switches. The disadvantages are not immediately apparent, but provide a bar-
rier to scaling to larger systems: they have a finite lifetime due to metal fatigue
of the spring contacts and magnetic mounts, which may decrease at deep cryogenic
temperatures. Each path through a relay may not be geometrically identical, and so
may produce a subtly different response, voiding the calibration standards. Relays
also dissipate large amounts of heat for each switching action – on the order of a few
mW – which leads to large temperature swings in an otherwise stable cryostat. The
calibration routines based on these switches may be best suited to 4K cryo-coolers
where cooling powers on the order of Watts are readily available, as opposed to the
mK stage of a dilution refrigerator where one may have to wait for times on the order
of hours for the fridge temperature to stabilise before subsequent measurements can
be conducted. It is unclear whether or not the low-level thermal cycling of devices or
electronics could affect the validity of such a calibration.
A modified SOL could be performed using any well-characterised and tunable struc-
ture within the cryostat. The feature would need to be tuned to three distinct and
well known impedances, for normalisation of the Smith Chart. In [143] the tempera-
ture of a superconducting film above its critical temperature is used to provide known
impedances and perform a calibration. This relies upon the assumption that all other
features of the network, which contribute to the attained error model remained con-
stant in their response over temperature, while only the well-known standard changed.
In a reflectometry measurement similar to those in [33], the impedance of the QPC
at pinch-off is equal to the inverse of one conductance quantum, and the circuit in
which it is embedded should have a close to 50 Ω charaecteristic impedance. Whilst
this provides one point on the Smith Chart to correct further data, its match to 50 Ω
may not be accurate, and it is not immediately clear how to realise an accurate Short
or Open in this same structure. Further in a dispersive measurement [69], an Open
is presented, however it is not clear how one would realise a Short or 50 Ω load.
Other calibration efforts [144] have involved an ingenious, however non-scalable so-
lution to the problem: a complex system of mechanical components passing through
sliding shaft seals rotate the end of a coaxial cable at the mK stage of a highly cus-
tomised cryostat, allowing for switching between a number of impedance standards
and a DUT.
4.3 TRL Calibration Tool
For the purpose of a calibration routine within a cryostat, we have developed a PCB
which enables a calibration, using the TRL standards. This PCB uses two ADG904
multiplexers to switch between three standards and the device under test (DUT).
The TRL method is well-suited to these 1:4 multiplexers, providing a 3-standard
and 1-DUT arrangement, and a calibration which effectively removes the non-ideal
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effects of PCB-coaxial launches for testing devices on the same board. This has the
advantages of not dissipating large amounts of heat, having a broad frequency range
which is applicable to measurements conducted in our lab, and haivng access to a
reliable set of impedance standards which may be made on a PCB.
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Figure 4.2: The 8-term error model of TRL calibration, showing each ‘error box’ as a
two-port object with its own S-matrix
TRL calibration uses three standards: a ‘Through,’ ‘Line,’ and ‘Reflect’, which pro-
vide three references to adjust a Smith Chart. Two of these three should have identical
impedance - Through and Line - however should differ in their phase response by up
to a half wavelength. These standards may be implemented on a PCB as traces of
matched - or even imperfect - transmission lines. This provides the benefit of being
able to produce impedance standards in the same media as the DUT [145]. TRL
creates an 8-term error model, shown in Figure 4.2, for the errors between network
analyser and DUT, and makes assumptions that the 12-term error model does not.
It assumes perfect isolation - that is that no signal bypasses the DUT [89]. This cal-
ibration method also ‘packages’ the errors which are present differently to a 12-term
model: each ‘error box,’ either side of the DUT is described simply by an S matrix.
These PCBs were designed to realise a two-port TRL calibration for a frequency range
of 237.5 MHz to 1.9 GHz. Wideband calibration is achieved by making the ‘Line’
standard an exact quarter wavelength at a frequency which is the geometric mean of
the highest and lowest frequencies. The profile of each trace is identical, including
the radius of all curves, however they differ in length. For cryogenic applications,
the ‘Reflect’ feature is implemented as an open-circuit, rather than a short-circuit, to
minimise the power dissipated within the cryostat.
4.4 Results and Component Characterisations
4.4.1 Verification at 300K and 4K
The first iteration of the board was verified at room temperature, using an on-board
calibration tool in our Keysight VNA [89]. This was milled on our PCB mill in-house
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on a 1.6mm Megtron-6 R© substrate, and used DC bond-pads for logic wiring, similar to
the prototype RFMx of chapter 3. Using this, measurements of some standard com-
ponents were conducted and verified, including replicating the ADG904’s datasheet
values for isolation, and measuring the response of a 35nH inductor.
These measurements were shown to be accurate enough to provide indicative results,
however were inaccurate in number: the measured inductance was 33 nH, and the
switch measured appeared to have a slightly higher insertion loss than datasheet
values. It was noted that our mill’s tolerance was too large for accurate coplanar
waveguide traces.
Two further boards were designed, with the intention of integration into future ex-
periments. These second iterations of our calibration board were designed for the
MEGTRON-6 R© substrate, with each trace RF trace as a coplanar waveguide (Width
0.35mm, Spacing 0.1mm, Height 0.18mm). The LINE Standard is designed to be
∼ 46 mm longer than the THRU standard, corresponding to a quarter-wavelength at
approximately 800 MHz, chosen since it sits close to the geometric mean of the max-
imum and minimum frequencies, and to avoid adding meanders to the transmission
line of a calibration standard, which could void its validity [145]. Both designs are
shown in detail in Appendix A: Electrical Designs.
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Figure 4.3: Photo and Schematic of the TRL implementation prototyped in this work,
enabling ‘cold calibrated measurements’ to be conducted in cryostats at the QNL
One, shown in Figure 4.3 performs a calibration using similar standards to our first
board, then launches these calibrated traces to SMA connectors, thus shifting the
reference plane of an experiment to two SMA connections at temperature. The small
reflections from these connector launches may still be seen, however these are well-
understood effects. This board is in current use in our laboratory for characterisation
of circuits and components at low temperatures.
Raw measurements of this iteration of the calibration board was measured at room
temperature, with the reference plane of the measurement at the first coaxial launch
on either side of the board. These, shown in figure 4.4, provide an insight into the
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Figure 4.4: A raw measurement of each calibration standard.
combined reflection coefficient of the SMA connectors, the PCB-coaxial launch, the
switch input and outputs, and all trace geometry on the board. Whilst a return loss
of up to -10 dB, corresponding to a VSWR ≤ 2 can be seen seen in our Through
and Reflect standards, we note that these imperfect standards are adequate for the
calibration scheme, since it does not require ‘gold standards’ [89].
We replicated this measurement with the inclusion of cryostat wiring, at both 300
K and at 4 K. This brings the reference plane far further from the board. These
measurements are shown in Figure 4.5. We note that transmission measurements of
the Reflect standard show an isolation of > 40 dB for the frequencies targeted, with
most frequencies above 60dB. This isolation should be as high as possible to ensure
an accurate calibration, since TRL assumes a perfect reflectometer, and no ‘isolation
errors’ caused by ‘bleed’ through the DUT.
4.4.2 Calibrated Measurements of ADG904
Another iteration of this calibration board was designed with the intent of verifying
the calibration tool at 4 K, and attaining a calibrated measurement of the ADG904
itself. It is shown in Figure 4.7, and contains four individual set-ups for conducting
a calibrated measurement of an ADG904. Each of these four measurements places
the multiplexer in a different orientation, measuring the path from RFC to RF1, 2,
3, and 4 respectively. This enables a measurement referred to in Chapter Three – a
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Figure 4.5: A raw measurement of each calibration standard, with the inclusion of
wiring to and from the 4K stage of our cryocooler.
calibrated measurement of the reflections, insertion loss, and isolation of the ADG904
itself was conducted at 4K.
From this, we report an insertion loss of between 0.22 and 0.3 dB, between 0.25 and
1.75 GHz at 4 K, in line with datasheet values [146], and a VSWR of -1.1 up to
approximately 1.5 GHz on all ports. Insertion loss and isolation results may be found
in Figure 4.6, showing a low loss through the multiplexer at relevant frequencies for
charge sensing using quantum point contacts and dispersive gates in spin-qubit based
computation [92].
Reflection measurements were conducted both with the multiplexer powered on, as
seen in Figure 4.7, and some were conducted with it in ‘Isolation Mode,’ seen in Figure
4.6. In the reflection measurements with the switch enabled, the measured reflection
of Output 3 is a clear outlier. This trace on the PCB was unconnected and was
repaired by hand, with ∼ 3mm of un-shielded wirebond, leading to an impedance
discontinuity and creating a resonant structure. We note that the low reflection
coefficient of the switch also indicates suitability for embedding within a spin-qubit
experiment.
The off isolation of the ADG904 was also measured, with its EN pin held high. The
input of the switch has a -10 dB return loss, whilst the output is almost perfectly
reflective, with a return loss between -0.06 and -0.2 dB. The isolation through the
switch is above 30 dB up to 1.5 GHz. The results of this measurement are also shown
in Figure 4.6. We note that this high isolation may not remain as high above 2 GHz,
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ADG904 O Isolation at 4K
ADG904 Insertion Loss at 4K
Figure 4.6: Insertion Loss Measurements through each path of the ADG904 at 4K
with the switch ‘on’, and typical isolation results with the switch in ‘isolation mode’.
Measurements calibrated at 4K using our TRL calibration tool.
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Figure 4.7: Reflection Measurement of ADG904 Inputs and outputs, with the switch
‘on’. Measurements calibrated using our TRL tool, pictured at left, at 4K.
which could yield issues if this switch is to be be embedded into a calibration for
signals of these frequencies, due to the perfect isolation assumptions of TRL.
Whilst this calibration tool allows for a wide bandwidth calibrated measurement to
be conducted, which could be shifted to lower frequencies, there are some limits on
it. Notably, the response of the board at around 2GHz is undefined - see Figure 4.8.
We note that this is caused by the total trace length of our ‘Line’ standard - 86.255
mm - which corresponds to approximately one wavelength at approximately 1.95
GHz, invalidating the calibration. Our ‘Line’ standard is approximately 43mm longer
than the ‘Through’ also, which leads to a half-wavelength phase relationship, also
invalidating the calibration at these frequencies. This limitation is common to all TRL
calibration sets - the amount of ‘excess’ trace for each standard must be minimised,
to prevent half- or full-wavelength resonances within the range of interest. Our TRL
routine may be used for higher frequencies on a PCB which has this feature taken
into account, as long as the internal isolation of the multiplexer itself is sufficient. It
is also worth noting here that the ‘rule of thumb’ used in design of calibration kits
- targeting the geometric mean of lowest and highest frequencies - will always yield
this result if a large frequency range is the goal.
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Figure 4.8: Increased frequency calibration (0.4-3.2 GHz) showing invalid results
around 1.95 GHz, where the 43mm difference in length between Line and Through
standards is approximately a half-wavelength.
4.4.3 Calibrated Measurements of Minicircuits ZEDC-15-2B
The Minicircuits ZEDC-15-2B coupler, shown in Figure 4.9, is an often-used com-
ponent in solid state physics research. It is a 3-port device intended for operation
between 1 MHz and 1 GHz, which behaves as an asymmetric splitter from its Input
to its Output and Coupling ports. Various couplers are available on the market with
different characteristic losses and ‘directivity’ values, and this provides 15 dB of loss
between ports IN and CPL, and approximately 1 dB of loss between ports IN and
OUT. To date, no calibrated measurement of its response at cryogenic temperatures
has been recorded, despite it being embedded in reflectometry and dispersive sensing
mesaurements at mK temperatures.
Figure 4.9: ZEDC-15-2B photo and schematic, showing internal termination
Within these experiments, the intended purpose is for a signal to enter through CPL,
and exit the IN port losing 15dB during this process, reflect from an electrometer
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or quantum sensor, and then enter the IN port again, with the bulk of its power
leaving the OUT port for amplification (with < 1 dB loss in this path). Any change
in its performance from room temperature to these deep cryogenic temperatures,
including increased reflections at each port, or a poor matching condition to 50 Ω
could have implications for the bandwidth and sensitivity of measurements in which
it is embedded. Our tests were conducted with a VNA connected to any two of the
coupler’s three ports at once, with the third port terminated with a 50 Ω termination.
We perform our measurements up to 1.8 GHz, yielding results about its operating
envelope and beyond, at room temperature and 4K. These ‘Warm and Cold’ mea-
surements are shown in Figure 4.10. The characteristics of this device do change with
temperature, however it is not immediately clear whether or not these effects are
detrimental to experiments. Transmission values appear consistent across this broad
temperature range, with a small decresase in loss likely attributable to the increase
in conductance of the coupler’s ferrite cores [147].
The most striking results appear in the reflection measurements taken at ports IN
and OUT: these appear to change not just with temperature, but in the manner
in which the measurement was taken. Firstly, it is worth noting that for frequencies
below 200MHz, reflection appears to increase dramatically at low temperatures, for all
ports. This may have implications for qubit experiments targeting these frequencies,
as an RF measurement may be affected by these reflections. Secondly, it appears
that the reflective behaviour of the coupler changes depending on which path is being
tested, and which is terminated at 50 Ω.
Three-terminal couplers are functionally identical to four-terminal couplers, (in which
signals are directionally coupled from both IN and OUT to one of two coupling
ports) however their fourth port is ‘blanked’ with a 50 Ω load. This, in the case
of the ZEDC-15-2B, is a carbon-film resistor, the behaviour of which is not known.
This could have the effects seen on our data, due to spurious reflective behaviour
caused by this resistor. The fact that reflections at port CPL appear consistent
regardless of all conditions suggests that the terminations on our VNA and 50 Ω
coaxial load are constant across temperature. By contrast, it appears that the carbon-
film resistor coupled to the output port has its behaviour change significantly - as such
its coefficient reflection increases. Given the transmission from OUT-CPL increase so
greatly at low frequency, we infer that the resistance value increases, consistent with
previous research [148].
From these measurements, the directivity of this coupler may be calculated for each
frequency - defined as the difference between the IN-CPL insertion loss and the OUT-
CPL insertion loss. Figure 4.11 shows this at room temperature and 4K - showing a
marked decrease in directivity for low frequencies. This is most likely explained by
the large change in transmission in the OUT-CPL data shown in Figure 4.10.
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Figure 4.10: ZEDC-15-2B Characterisation. Reflection at each port, and transmission
through each path of the coupler at 300K and 4K.
4.5 Further Work
The current board could be improved in a number of ways, including improvements
to the PCB, novel designs, and implementation within experiments in the mK regime.
As mentioned in the validation discussion, the length of the ‘Line’ trace is such that
it is a full wavelength of 1.95GHz, invalidating our calibration. Given the response
of the ADG904 - less than 3dB insertion loss up to 2.5 GHz, there should be no issue
with integrating them into a calibration at higher frequencies. As such, a novel board
with shorter traces all around could allow access to this frequency range, if needed.
Such a board could be implemented into any routine up to a maximum frequency of
approximately 2.2 GHz, where the decreased inter-channel isolation and VSWR of
the multiplexer may have an affect on its utility in calibration standards.
Adding more matched Line standards could allow for an increased frequency range
of a calibration. In a system like ours, cascaded multiplexers may be used to add
more standards, as long as all paths for these standards are electrically identical -
meaning every signal would need to pass through two multiplexers. Alternatively, a
1:6 multiplexer could be used, allowing for three distinct line standards, and providing
a frequency range on the order of f1 : f2 = 64. Such multiplexers are available, but
have not yet been verified at these temperatures. We note that the HMC641 or the
HMC232ALP4E, both verified in Chapter 3, may be ideal choices for implementing
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Figure 4.11: From the transmission measurements we attain a measurement of ‘direc-
tivity’ for the coupler, verifying room temperature data and noting the changes that
occur at 4K.
a higher frequency broadband calibration, due to their high off-channel isolation.
Many networks which include multi-port devices requires a scattering measurement
of more than two ports. Complex schemes exist to perform multi-port calibrations,
which generally involve an enhanced SOLT calibration where crosstalk and error
terms for each possible path through the network calculated. A simpler method is
to calibrate ports out in pairs, such that if A and B are calibrated, then C can be
calibrated with A by simply calibrating with B. One simply needs to add T’ and L’,
two different Through and Line standards, to each port to allow it to calibrate with
two neighbouring ports. Once again, this would be suited to a 1:6 multiplexer, with
all of the 6 connections occupied: T, R, L, T’, L’, and DUT - its connection to the
network being investigated.
Implementing calibration in a cryostat with significant attenuation would allow for
mesaurements at the low powers required to maintain linear response of various com-
ponents in a quantum architecture. A similar architecture was implemented in [142],
which fully extends the network analyser test set into the cryostat, and includes its
attenuation as part of the test-set. This architecture however, used a set of electrome-
chanical relays to perform the switching actions. Most vector network analysers have
access on their front or rear panels to coaxial loops which can be used to bypass the
internal amplifier and coupler of the analyser, connecting the swept frequency source
and receiver directly to other components to create an external test set.
Figure 4.12 shows an illustration of how such a scheme would be realised: a pair of
couplers and a pair of amplifiers are added into the cryostat, and four coaxial lines
are used to conduct a two-port measurement. This allows for the low power levels
which are required to maintain the linear response of resonators, point contacts, and
other quantum-supporting hardware such as JPAs [149], or TWPAs [150].
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Figure 4.12: A proposed experimental set-up using our TRL calibration, two couplers
and two amplifiers to conduct a full two port measurement of low power devices at
millikelvin temperatures. At right, the front panel of a Keysight VNA is shown, with
ports labelled ‘Source Out’, ‘Receiver In’, and Coupler ‘ARM’ and ‘THRU.’
The two-coupler architecture described in Figure 4.12 could be further improved,
by avoiding the SMA launches from the PCB, and incorporating a bond-pad and
‘cavity’ design, allowing for an on-chip device to be measured. To achieve this, a
design is shown in Figure 4.13, which incorporates the grounded cavity used in other
PCB designs of our laboratory. Two RF traces arrive at large bondpads, whilst
neighbouring bonds may be used for DC biasing if a device requires this.
For further improving these measurements at the nanoscale, on-chip standards may
be implemented. Assuming that all interconnects to the lowest-level device can be
made to be identical, a TRL calibration could be implemented by a multiplexer on
a similar board to that shown in 4.13, however all traces from the multiplexer would
launch to bondpads, and be bonded directly to on-chip standards. This would move
the reference plane onto the wafer, in a manner similar to the calibration routines
currently used in the semiconductor industry, where automatic wafer probers may be
used to test structures in automatic wafer probers, at frequencies in excess of 50 GHz
[90].
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Figure 4.13: Adding a ’cavity’ to the PCB will allow for the calibrated measurement
of on-chip structures. In this case the reference plane of the network analyser is moved
all the way to the bond-pads - here pictured either side of the cavity. DC signals may
also be brought to the device by the surrounding bondpads - as in previous designs
[151]
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Good design is as little design as possible.
Dieter Rams
5
Rapid Turnaround Testing
This chapter outlines the design, assembly, and testing of a new experimental set-up
for our laboratory, a liquid helium dipping station. This ‘Helium Dunker’ has been
designed to facilitate experiments at 4.2 K in a wide-necked helium dewar, at approx-
imately the temperature of the ‘pulse tube bulkhead’ of a dilution refrigerator. This
enables testing of electronic components and qubit-supporting hardware in minutes
or hours, before their integration into a larger architecture within a cryostat, where
experiments can take upwards of a week. This tool vastly increases the throughput
of 4 K tests available within our laboratory, representing a step towards the speed
and scale of device verification in the semiconductor industry.
5.1 Motivation
As we continue to build out each element of the control and readout architecture of
a quantum computer, an increasing number of electronic components will need to be
tested in cryogenic conditions. The scale up of the field is driving innovation in faster
testing hardware, to match the speed and volume of tests conducted in industry.
Cryostat and operator time is a limited resource and in the past, experiments on
single devices such as solid state qubits, readout resonators, or other supporting
hardwarem may have taken weeks or months. Within the semiconductor industry
by stark contrast, the full test and evaluation of an ASIC may take on the order of
seconds.
Dilution refrigerators use large amounts of energy, take a long time to cool, and often
require a human operator. Large, and often bespoke experimental setups – including
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a considerable thermal mass of copper, a wiring harness, and a device are cooled to
deep cryogenic temperatures, taking 24 hours or more. These cryostats are cooled
partially by helium pulse tube cryocoolers, whose compressors continuously require
as much as 7 kW of power.
A load-lock system may be implemented in some dilution refrigerators for rapid sam-
ple exchange, which enables researchers to keep a superconducting magnet at 4K
for extended periods of time, reducing the time required to cool the cryostat. This
however, is even more resource hungry, since at least one pulse tube must run contin-
uously [34]. Such cryostats may be better suited to experiments and devices whose
functionality either depends on mK temperatures, requires a strong magnetic field,
or have been previously verified at 4K.
Whilst ‘qubit devices’ require millikelvin temperatures, and often strong magnetic
fields to increase energy level spacing and qubit lifetimes [65], tests on supporting
hardware such as transmission lines, superconducting resonators, and other circuit
elements do not require millikelvin temperatures. This is limted by the condition
that these temperatures are below the critical temperature of their constituent super-
conductors, such as NbTiN with reported Tc values in excess of 10 K[152]. Further
to this FPGAs, amplifiers, and cryogenic ASICs may only need to be tested at 4K,
since they would normally be based on the 4K bulkhead of a cryostat due to their
significatn heat dissipation [112].
Finally, in many cases, electrical contact to a ‘qubit device’ is via wirebonds or bond
pads, and may be uncertain until superconductors have passed their critical temper-
ature. In these cases, a rapid drop to below Tc could be used to confirm functionality
before making the considerable investment in resources and time associated with
cooling a dilution refrigerator.
To address these issues, and facilitate high volume testing for our laboratory, a liquid
helium dipping station has been designed, fabricated, and tested. It is designed
around a helium recovery and re-liquification plant, an increasingly common feature
in many low temperature physics laboratories that has eased restrictions on helium
boil-off and hence enabled a number of experiments which were previously restrictively
expensive or even not possible.
This dipping station - affectionately called a ‘Helium Dunker’ - enables rapid turnaround
testing for circuits of a significant scale. Timescales on the order of minutes or hours
are required for a full thermal cycle from 300 K to 4.2 K and back. By contrast,
the fastest dilution refrigerators, which make use of load locks, take 8 hours to reach
millikelvin, and require two pulse tube compressors to run continuously. Along with
this, the Dunker provides a comparable amount of electrical infrastructure to some
of the larger dilution refrigerators available. 32 high frequency and 100 DC lines may
be connected in any given experiment. With a brute force approach to wiring, this
enables hundreds of high frequency, two port measurements to be conducted per day.
With the addition of high frequency multiplexing as in chapter 3, multi-coaxial con-
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nectors [103], or socket connections for rapidly swapping out devices, as in the ASIC
industry [153], this number could increase even further.
Furthermore, testing devices in an environment where power budgets are less re-
stricted allows for a view into how a quantum architecture may scale in the long
term. Current cryostats have a maximum of two pulse tube compressors on one 4 K
bulkhead, however it is not unreasonable to imagine a future architecture constructed
within a custom-built cryostat, with a large number of pulse tubes, maintaining low
temperatures for a combination of superconducting logic, such as RSFQ [135] or RQL
[134], and classical circuitry [112].
5.2 Design Requirements
Any liquid cryogen dipping station (hereafter dunker) needs to be a mechanically
stable, rigid, reliable assembly which can controllably lift or drop an electronics rig
into, or at any height above the surface of a bath of liquid helium. This bath is more
often than not within a dewar flask, in our case a Cryofab ‘wide necked’ CMSH-
100-45N [154]. Achieving this is difficult, since the dewar itself is not designed to
be load-bearing, and any significant weight placed on the protective ring at the top
could cause a failure. For this reason, a light, rigid assembly is preferred, with the
added benefit of making such an assembly a ‘one person lift.’
A dunker must deliver minimal heat to the bath of liquid helium below. This reduces
the boil off from the helium tank, and increases the likelihood that all parts of the
sample are well thermalised to the 4.2 K temperature of the liquid. This heat may
be conducted through the assembly, or radiated from ‘hotter’ components onto cooler
ones or the bath of helium below. Low thermal conductivity materials are used,
and cross sections are minimised to reduce conductive heat flux, whilst radiation is
prevented with either layers of multi-layer radiation shielding [155], or simply breaking
the line of sight down the main body of the dunker. This also has the effect of
minimising convection.
The combination of these requirements leads to a material choice, as well as a series
of design decisions that favour a light weight, structurally rigid setup. 316 Stainless
steel fits with the combination of these requirements, as it’s able to be machined into a
thin, rigid, reliable structure, and has a low thermal conductivity at low temperatures
[82].
A dunker must be both ‘gas-tight’ and able to be repositioned vertically. There should
also be a relief valve for overpressurised atmosphere to leave the dunker during its
initial drop. In many other helium dipping stations, this is enabled by a sliding
seal, which compresses an o-ring around the circumference of a main tube. This
is exceptionally challenging in the case of helium, which has a high mobility. It
is also made more difficult because the pressure in the dewar is generally close to
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atmosphere, meaning that ‘standard’ o-ring designs, in which an over-pressurised
container is sealed more effectively by internal gas pressure cannot be implemented.
For this reason, standard vacuum components are often used, which may be heavy.
There should be a method of bringing such a tool back to room temperature with
minimal condensation and ice forming on potentially sensitive devices. Some dunkers
use an evacuated test-chamber with a small amount of exchange gas [83], however such
approaches are prone to the sample not thermalising well, and require vacuum-safe
components, increasing weight.
Another key requirement is a measure of serviceability of the helium dunker itself –
none of the coaxial lines should be bent excessively, and they should each be able
to be installed or removed independent of each other, or at least without completely
dismantling the dunker. A sheathed design is favoured for this reason – in which
the coaxial cables travel in a straight line, rather than tapering at any stage, which
provides a barrier to serviceability. A small loop of approximately 25mm diameter
is added for strain relief. This cylindrical design ensures that the dunker’s electrical
infrastructure can be replaced, repaired, or augmented at any time.
Finally, we have imposed a few design requirements specific to our laboratory. Firstly,
mounting hardware and electrical connections should be similar, if not identical to
those used in our other cryostats and dilution refrigerators. Second, a thermometer
should be mounted and thermally anchored as close as possible to the device under
test, particularly when testing for the critical temperature of superconducting films.
5.3 Final Design
Figure 5.1: Mechanical and electrical hardware available at the top of this dunker
shown: 32 × high frequency coax (on SMA connectors) and 100 DC (4 × 25-way
micro-D connectors.
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Figure 5.2: The overall design of our dunker, in both renders and photos
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Figure 5.3: The dunker as constructed in-house, shown with 6 RF lines.
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Mechanical
The final mechanical design is a sheet metal tube of approximately 900mm length,
welded to a thin flange. This flange houses an o-ring, and eight bolt-holes. It is bolted
to the ‘top plate’ of the dunker. This top plate contains the electrical connections to
room temperature electronics, as well as two NPT 1/16” tapered threaded holes, for
gas fittings - allowing for egress of atmosphere during the initial ‘dunk’. All of these
connections emerge vertically from the pipe. The top plate also acts as a hanging
support for all electrical and mechanical hardware. From its underside, the electrical
test rig hangs on five M4 × 1000 mm threaded rods, also made of 316 Stainless Steel.
Four plates hang at approximately 250 mm increments below the top plate: three
‘baﬄing plates,’ shown in figure 5.2 are held in place by a nut (and optional washer)
above and below each plate, with the threaded rod held in tension. These maintain
the rigidity of the system, and prevent heating by shielding from incident radiation
from above, and convection in the gas column, by impeding any flow. A fourth plate
houses non-hermetic feed-through connections for all electrical lines, and four tapped
holes at 90deg allow for a ‘shielding can’ to be slotted in place. (Figure 5.7). This
shielding can fits snugly around the lowest plate, locking in place to provide a non-
hermetic, but ‘close-fit’ seal. It also has a precisely sized hole in its base, to allow for
a flow of dry nitrogen over a device to prevent condensation during its warming back
to room temperature.
Mounting of any hardware required is done using the 4 × M4 threaded rods at their
base inside the shielding can. About 100 mm of these protrudes beyond the lowest
plate, allowing ample space for any devices to be connected. Mounting hardware has
been designed to replicate that found in our cryostats, including a ‘qubit PCB’ mount
and a ‘large format PCB’ mount.
The tube is locked in position vertically by a sliding o-ring seal. This too was cus-
tom designed, since no off-the shelf product that could be found suited our unique
requirements. An o-ring of 110 mm nominal diameter, 5.33 mm cross section is com-
pressed by a large threaded ‘cap,’ providing the force required to hold the dunker
at any height and seal the tube from helium boil-off. This allows experiments to be
conducted at any temperature above 4.2 K also, as one could hold the sample at a
controlled height in the ullage space above the surface of the liquid [83].
Sheet metal was used in fabrication where possible - it is inexpensive and readily
available, but also the reduced mass lowers the overall thermal load of an initial
‘dunk,’ ensuring that boil-off of helium within the dewar is never excessive. Off-
the-shelf components were also used wherever possible, however in the case of this
dunker’s design, this was limited to electrical connections, fasteners, threaded rod,
and O-rings.
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Custom Components
Figure 5.4: Two photographs of the dunker held at the top of a 100 L wide-necked
dewar. Visible at the top is its ‘blow-off’ valve for venting atmosphere during the
initial drop, with an adjustable needle valve to allow for more or less prssure to build
up during the drop. The dewar is connected to an evacuated helium recovery system,
which feeds a purifier and re-liquifier.
Thin-Walled Pipe The main tube of the dunker is shielded and sealed by a c.
900mm long section of thin-walled pipe. It was decided early in the design process
that there would be no reduction in diameter down the length of the Dunker, since
this presents a barrier to serviceability and access to all internal components. A
solution was found which includes a pipe which is narrow enough to enter the wide-
bored dewar top, and which is wide enough to house 32 SMA connectors on the lowest
plate. However in keeping with our requirements on static heat load, weight, and ease
of use, this could not be realised in an off-the-shelf component.
The pipe itself is made of 0.5mm sheet steel (AINSI 316 stainless), which has been
rolled to a sheet of 110.5mm diameter, tack-welded, and linished along its seam. This
seam was also secondarily sealed with EPO-TEK 301-2FL epoxy [156], a commonly
used epoxy in semiconductor packaging. Despite the fact that these tack welds are
normally suitably gas-tight for flues and gas exhaust, the mobility of helium neces-
sitates such an approach. Extra epoxy layers were added, using 24-hour Araldite R©,
and was sanded to provide a smooth surface, and constant cross section for the tube
down its entire length.
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Figure 5.5: The o-ring seal for the main tube
O-Ring Sliding Seal A common mechanism on small-scale helium dipping sta-
tions is a sliding shaft seal. This sliding seal performs the twin functions of holding
the assembly at a given height, and sealing the dewar to prevent boil-off escaping.
Generally these are either modified from the seals used to insert a transfer siphon
into a dewar, or are custom made based on this design. Our sliding seal follows the
design principles of these, however at a considerably larger scale.
A nitrile o-ring of 110mm x 5.33mm is used to press against the outside surface of the
thin-walled pipe. This is compressed downwards and inwards from an o-ring groove
whose geometry is shown in Figure 5.5, by a ‘top cap’ containing a 135mm thread. As
the thread is advanced, the o-ring is compressed, providing the inward force required
to hold the assembly up. Many smaller sliding seals use an encapsulated washer for
their o-ring, allowing metal-metal contact for all shear loads, and further revisions of
this top cap will likely incorporate such an approach. The o-ring sits in its groove on a
redesigned version of the main dewar sealing cap, again shown in Figure 5.5. A large
silicone o-ring, known as the ‘bumper’ was also made, from a silicone vacuum forming
process. This provides protection in case of an accidental drop of the main tube into
the dewar, and also provides a support position, for a safe method of transporting
the dunker after its removal, when its temperature is still dangerous.
Mounting Hardware At the lowest stage of the dunker, various mounting hard-
ware is available which is compatible with the current hardware in our laboratory’s
dilution refrigerators. This includes a regular ‘cold finger’ made of OFHC copper,
which has been modified to receive a single M4 threaded rod, with a nut above and
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Figure 5.6: Facility to mount a device using hardware similar to that installed in our
dilution refrigerators, and for large format PCBs. These are better suited to large
scale electrical characterisations than our ‘Qubit PCBs’ [151].
below. Along with this, stainless steel hardware, intended to hold circuits on a larger
form factor PCB is available, for PCBs which will always be directly immersed in liq-
uid. Alternative mounting hardware may also be produced, depending on the unique
requirements of each experiment.
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Figure 5.7: Shielding for devices during cool down and warming. The render at upper
left shows the diameter of the dewar through which any shielding must fit. The photos
show the shielding can, the lowest plate, and their mating mechanism. The screwheads
are tightened to within 0.5mm of the circumference of the plate, ensuring a close fit.
Shielding Can Finally, a lowest stage ‘Shield’ has been designed. This ensures
that no electrical or mechanical components of any assembly to be tested leave the
diameter of the dunker’s bore during dipping, and provides a method of controllably
warming any electronics as they exit the dunker. It has a hole for 6mm tubing to
enter underneath, as well as for helium to enter and exit during the cooldown phase.
Figure 5.8: Baﬄe plates, used to stiffen the mechanical assembly, and prevent both
radiative and convective heating of the helium gas column.
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Electrical
Where possible, off-the shelf components were used. The first key choices were RF
and DC connectors. 25-way Micro-D connectors were chosen for DC, and SMA were
chosen for coaxial connections to maintain compatibility with the DC wiring of other
cryostats in our laboratory.
Figure 5.9: Electrical infrastructure used for the hermetic seals.
Winchester Interconnect hermetic Micro-D connectors were chosen for this applica-
tion [157]. These are a female - male bulkhead connector, with an o-ring. Their
design allows for easy replacement of loom wire, a consistent challenge in cryogenic
experiments.
A thermometer was also added, with the intention that it will be thermally anchored
to the sample being measured. It is a Lakeshore Cryotronics Cernox 1050, in their
‘CU’ packaging. This was chosen due to its gold-plated copper housing, ease of imple-
mentation within many designs, and response over the full range from 4.2K to 300K. It
is wired for a four-terminal resistance measurement, for which permanently installed
DC wiring has been specified. It will exit through an epoxy potted feedthrough in
one of the two NPT 1/16” holes in the top plate, ensuring that no DC or RF ‘real
estate’ is lost.
The coaxial cables installed are UT-086 coaxial cables with beryllium copper inner,
and stainless steel outer. These were chosen for their relatively low insertion loss, and
low thermal conductivity due to their reduced cross section.
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Figure 5.10: Lakeshore Cernox Thermometer in CU package
Calculations
Our o-ring seal forces the o-ring into an area approximately 2/3 the size of its original
cross section, providing the inward force required to hold up the dunker in normal
operation. Based on the estimated mass of our system (estimated at a maximum
of 5kg from SOLIDWORKS R© models), and the coefficient of static friction between
polished stainless steel and nitrile rubber of 0.64, we estimate that a total normal force
of 75 N is required from the o-ring. Adding a considerable safety factor is standard
practice in mechanical engineering, so we estimate this to be 100N total. Over the
surface area that the o-ring should be engaged, this translates to a pressure of 0.1
MPa. Given the compressive modulus of elasticity of nitrile of between 4 and 10, we
imagine producing a pressure of this magnitude with less than 0.5mm of travel of the
o-ring; in fact 0.4mm of diameter reduction should provide enough force.
The conductive heat load from the stainless steel tube and rods was also estimated,
with an approximate cross sectional area of 236 mm2 and length of 1000 mm. Based
on the lambda integral of stainless steel of 3.06 kW/m, we estimate a heat transfer of
approximately 998 mW. This would translate to approximately 1.3 L/hour of helium
boil off, leading to a maximum experiment time of three to four days.
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5.4 Testing and Bring-Up
This dunker is in a continuous state of assessment and improvement, however has been
shown to function well within the operating envelope defined by our experimental
requirements. The results of our preliminary testing during its manufacture and
bring-up are provided here.
Leak Checking An over pressurisation test was conducted with helium gas, in an
empty 100L dewar. This involved pressurising the dewar to 3 psi above atmospheric
pressure (20 kPa), and measuring leak rates with a leak checker. The assembly was
judged to leak at an acceptable rate - maximum leak was in the order of 5 × 10−4
mbar.l/s.
During an initial ‘dunk and remove’ test, it was noted that the leak rate around the
o-ring seal was higher than expected during the removal of the dunker from its dewar.
This is believed to be caused by the cross section of this stainless steel pipe being
slightly irregular, due to the bead of epoxy, which was hand-sanded, that runs down
its seam. Whilst some leakage is unavoidable, novel designs and additions to the
o-ring seal have been specified and sketched, such as a redesigned o-ring groove, or
a large, custom-designed washer to ensure the o-ring maintains good contact around
the whole circumference of the tube.
Boil off Rate Tests were also conducted to measure the boil-off rate of the dunker,
in ‘normal’ use. With a copper cold finger and six UT-086 BeCu-SS coaxial cables
installed, the boil-off rate was estimated at 0.3 L/hour in a five hour test, for a total
of 7.2 L per day. This yields a maximum experimental time of over 10 days for a full
100L dewar. This boil-off may change if power is dissipated as heat at 4K, and will
likely increase with the addition of more wiring to the cryostat, however estimates
place this number at less than 14 L per day, still allowing for a 5-day experiment
to be conducted. We also note that the inital boil-off from a ‘dunk’ is considerably
higher than the steady state boil-off, so in our case longer experiments are favoured.
The disparity between this ‘real number’ and the estimate without wiring may be
due to the fact that the temperature distribution along the stainless steel tube is
not linear, but much steeper in profile. Supporting this too is the fact that stainless
steel’s thermal conductivity decreases at a faster rate with decreasing temperature.
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5.5 Conclusion
Enabling measurements in liquid helium to be conducted at such a size and scale
allows for further elements of a quantum computing architecture to be developed
without using a dilution refrigerator. This could be of considerable practical benefit
to the field, especially in scaling towards the high-throughput automated testing
that is seen in the semiconductor industry currently. Additional coaxial wiring will
certainly increase the heat load, however this still leads to an acceptable level of
boil-off for our requirements.
Whilst the fabrication of this dunker was outsourced, I have been solely responsible
for the design, assembly, component sourcing, and testing of the dunker. All stainless
steel hardware, and the large silicone ‘bumper’ were manufactured by KG Model, in
Shenzhen, China. The thin-walled stainless steel ‘main tube’ was rolled and tack-
welded at Sydney Sheet Metal in Seven Hills. The main tube was welded to its
bolt-flange - a task of great difficulty, given the 0.5mm wall thickness - at the Physics
Workshop at Sydney University. I must acknowledge the help of Caleb Gudu, and
the advice and skepticism of Torsten Gaebel, whose experience was essential for the
testing and bring-up of this dunker.
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The reality is . . . you’re not going to build a quantum computer
in a university lab with your graduate students.
Professor David Reilly
6
Conclusions and Outlook
This chapter will provide a brief summary of the work of this thesis, and will relate
the three key developments of this work to potential future work, and broader goals
within the field. Each chapter contains more detail on further experiments, which
will be mentioned here. The challenges currently presented to the field as a whole are
re-examined, and concluding remarks are provided.
6.1 Summary
Throughout this thesis, we have demonstrated three distinct developments which
could help to enhance the throughput of experiments within our laboratory, and many
solid-state Quantum Information laboratories around the world. Each of these de-
velopments involved an iterative process of design, fabrication, and characterisation,
resulting in three ready-to-deploy solutions for novel, or larger scale experiments.
Some of these could also inform the architecture or a future prototype of a useful
Quantum Machine.
It will most likely be necessary to implement a time domain multiplexing scheme
within a large scale quantum processor, for the multiplexing of both readout and
control signals. The work presented in Chapter Three started with this broad goal,
validating the functionality of various commercial-off-the-shelf (COTS) electronics for
such an application. The final result was the development of a cryogenic switching
matrix, designed to operate at the mixing chamber stage of a dilution refrigerator.
Whilst this matrix may have its switching speed limited by the heat dissipated by each
IC, it is still a useful tool for breaking out, and re-routing high frequency wiring at
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the lowest stage of a cryostat. This could increase both the experimental throughput
of cryostats, and the probability of success of time consuming and costly ‘cold rf and
microwave’ experiments.
Miniaturising this, or speeding up its logic by using an FPGA or similar classical
logic scheme running at 4 K, are two immediate goals. However, the most important
goal in the development of a Useful Quantum Machine is enabling fast switching of
control waveforms and readout signals. Due to the speed of our current multiplexers -
2ns rise times and a 1 MHz switching speed limit - these are not viable candidates for
such a device. Further work in HEMT fabrication [15], or other custom electronics
for the millikelvin environment could provide the way forward.
In Chapter Four, another application of our well-characterised cryogenic multiplex-
ers was explored, to enable a calibration of radio frequency measurements conducted
within a cryostat. A calibration tool was developed, and subsequently implemented
within a cryostat, enabling calibrated S-parameter measurements of electronic com-
ponents across a broad frequency range at 4 K. A roadmap was provided for further
work which could be done to achieve calibrated measurements at lower power levels in
a millikelvin environment. Such a calibration routine enables precise measurements of
various quantum systems and their supporting hardware, yielding an improved under-
standing of these devices and their electromagnetic environment. This could provide
a benefit to future iterations of such devices, enabling well-engineered interactions for
multi-qubit operations, or minimised crosstalk across a large array of qubits.
Further work here would all have the goal of bringing the reference plane of a mea-
surement closer to the device itself. A design has been produced which places the
reference plane at the bondpads of a PCB, however this could further be extended
using on-chip standards, fabricated on the same substrate as any quantum devices.
Implementing the architecture of Figure 4.12 would enable an extended cryogenic
test-set to be incorporated into a network analyser, akin to a two-port equivalent to
well-known RF reflectometry techniques [33][69].
In Chapter Five, an experimental set-up was designed, built and tested which enables
the rapid turnaround testing of electronics at 4 K in liquid helium. Such a device is not
a novel concept, however most ‘dipping stations’ are considerably more constrained
in their available electrical infrastructure. Our ‘Helium Dunker’ could enable a vast
increase in experimental throughput at 4 K, with users able to conduct hundreds of
high frequency measurements over the course of a day, rather than waiting up to 24
hours for a cryostat to cool. Such a set-up could be further expanded, leading the field
of cryogenic electronics towards the test and evaluation times for ASICs in industry.
These advances represent approaching a fundamental physics problem with an engi-
neering mindset. Each of them represents an incremental step towards considerably
larger scale or improved experiments in laboratories tasked with scaling quantum
machines. Moving toward the speed and precision of tests conducted in the semicon-
ductor industry will become only more important as the field grows from ‘Compelling
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Quantum Prototypes’ to ‘Useful Quantum Machines’.
Although the work of this thesis is motivated by readout and control of quantum-
dot based qubits, the hardware and methods described have possible applications for
many other low-temperature electronic experiments. It’s clear that switching within
a cryostat is beneficial due to increased throughput, and a calibration routine could
assist in measurements at the quantum-limited level of superconducting or other
solid-state circuits.
6.2 Future Outlook
The complexity of devices being fabricated, and the number of connections that larger-
scale devices require, will render room temperature control and readout of qubits
with current technologies impossible. This is already driving research into low power
cryogenic control electronics, such as FPGAs and ASICs for the specific requirements
of a quanutm processor [112] [15]. Room temperature electronics are also improving:
direct digital synthesis can be implemented on FPGAs to both generate and measure
a large number of frequencies in the relevant ranges for our qubits - discussed in the
final remarks of [68] - and frequency multiplexing techniques similar to those used in
telecommunications may be implemented here to match the multiplexing at cryogenic
temperatures detailed in [106].
High frequency wiring and interconnects are already becoming a limit for some
cryostats, and inevitably will provide an upper ceiling on the number of signals which
may be sent or received from a quantum device in any brute force approach. Multi-
plexing in the time domain [107] [111], or the frequency domain [106] [63] will allow
for routes past this limit, up to numbers well beyond the threshold of ‘quantum ad-
vantage’. Narrow frequency spacing may bring the number of channels per readout
line towards 100, however frequency crowding beyond this number would mean that
tunable resonators [139], and an interleaved system of frequency and time-domain
multiplexing is required, depending on what kind of algorithm is being run. Either
brute force duplication, or time domain multiplexing with current technologies could
enable the readout of approximately 1000 qubits, however there are a few key limits
beyond this, specifically the size of connectors, the diameter of cabling, and the heat
load incident through each conductor.
The heat load of wiring could be minimised through an increasing use of supercon-
ducting interconnects, both for high and low frequency signals. This may well include
the use of pre-fabricated looms, or superconducting flexible transmission lines [104],
which could enable numbers of interconnects alone into the thousands, even with
conservative estimates for their heat load (see section 2.4). These cables could be
used as a breakout point for high frequency lines coming from 300K to 4 K, or could
be used in conjunction with switching technologies as described in Chapter 3 to per-
form wiring fan-out at the millikelvin stage. In either case, they would need to be
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combined with classical electronic hardware, and non-superconducting transmission
lines at the 4 K stage.
Such superconducting transmission lines would still need to be connectorised. The
physical size of SMA connections will become a limit on some architectures, and so
these could be integrated into a multi-line connector [103], or brought to a device
using a ‘socket,’ similar to that designed and fabricated in [158].
Millikelvin-stage switching will be a likely component in all solid-state quantum com-
puting implementations, and is being actively pursued in other research efforts along
with our own [63] [107]. If a custom electronics approach is to be taken, multiplexers
like the ADG904 could be patterned onto the same chip as qubits, as long as those
qubits were fully CMOS-compatible [159]. GLOBALFOUNDRIES R© currently pro-
vide an RF ASIC process with a mean feature size of 28nm [160], which could provide
the density required for wiring fanout in large arrays. This could be coupled with
further exploration of techniques such as on-chip time domain multiplexing [111],
effectively breaking out high frequency lines one further time.
That said, most solid state qubit implementations are not compatible with current
CMOS technologies - including gallium arsenide spin qubits [31] and single donors
in silicon [161]. For these architectures, a multi-chip module architecture could be
developed, including circuits and devices made from both ‘exotic’ and ‘standard’
processes, together in a flip-chip or wirebonded package, or a novel method [105]. Flip-
chip implementations are preferred over wirebonds for larger-scale implementations,
due to their reliability, and the predictability of parasitic capacitances and inductances
in the system. This has the ‘knock-on benefit’ of making frequency spacing more
predictable, enhancing the reliability of frequency multiplexing schemes as outline in
[106].
A large-scale machine could benefit from such a multi-chip module for another rea-
son however, since it may allow access to multiple qubit ‘flavours’ within the same
processor. An implementation of this nature could take advantage of the inherent
advantages of the different qubits, using some for storage and others for processing,
while ‘shuﬄing’ quantum information between them [77]. It is here that topological
qubits could present a great advantage: their exceptional coherence times make them
a good candidate for storage qubits, however they may not maintain this advantage
for gate operations [76].
All of these improvements in hardware will also be coupled to improvements to ‘Quan-
tum Software’. This could take the form of algorithms running with a smaller num-
ber of logical qubits, improved control and readout schemes for these logical qubits,
feedback-based error correction in the quantum or classical domain running on groups
of physical qubits [162], or even at the ‘user level,’ real compilable code [163]. Along
with this, new purposes for quantum machines of varying quality will continue to
arise [25], providing solutions to some of the pressing problems facing humanity.
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6.3 Final Remarks
A Universal Quantum Computer may well be the most significant technological de-
velopment that humanity ever sees. The race toward Quantum Advantage is being
run by well-funded research programs across the world, and progress appears to be
accelerating. That said, the challenges facing the field currently are significant, in-
hibiting scaling to larger sized systems. It is clear now that a limit will be reached if
simple brute force approaches to scaling quantum systems are adopted, and as such
there is a focus worldwide on novel techniques to enable a quantum processor to
function within the ‘design envelope’ defined by the material constraints of current
experimental cryostats [16].
At the device level, a future quantum processor may be able to be designed ‘by the
numbers’, with libraries of pre-designed components, similar to those used in electri-
cal and mechanical design currently, full of well-characterised components, including
parasitic elements connected in a known way to reliable qubits. However, such an
understanding of all of these constituent elements is still being developed. Numerical
and analytical simulations can only go so far, and experiments are hampered by real
world constraints.
Each of these material constraints are however being addressed. The work of this
thesis has made an attempt to lower the barrier to entry for experiments in Solid State
Quantum Information, including those for qubits and their ‘supporting hardware.’
Increasing the scale, accuracy, and flexibility of low temperature experiments is of
paramount importance as the field grows. No one of these developments claims to be
a ‘silver bullet,’ but rather they are each incremental steps on a long road towards
Quantum Advantage.
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A
Electrical Designs
This appendix contains PCB layer designs for some of the PCBs designed during the course
of this work. Some were designed for ease of manufacture on a PCB mill in-house, whilst
others are intended to be fabricated by a professional PCB manufacturer. Plane layers and
grounding vias not shown, however each RF trace includes provision for extensive shielding,
and ground planes are ‘stitched’ together with a 2-D array of vias.
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Figure A.1: The first prototype radio frequency switch matrix (RFMx), tested and
discussed in Chapter 3.
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Figure A.2: The redesigned, multilayer RFMx. Including shift register logic, and
internal RF traces (blue and yellow layers). Three ground planes not shown - including
rear ground which is exposed for thermal contact
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Figure A.3: The compiled ‘Cold Calibration’ board - including 4 × ADG904 for testing
throughput and reflections at all ports. Two ground planes not shown - including rear
ground which is exposed for thermal contact.
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Figure A.4: Cold calibration, with SMA launches for conducting TRL calibrate mea-
surements of any connectorised DUT in a cryostat. Again, two ground planes not
shown including rear exposed ground, for thermal contact.
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Figure A.5: Cold calibration board, with a grounded cavity and surrounding bondpads.
DC biasing lines brought to 21 of the bondpads from the 25-pin micro-D connector at
board top.
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Compromise?
What is compromising?
Compromising for what?
Compromising for what reason?
To compromise?
For What!
– Eartha Kitt
B
Mechanical Designs
Mechanical design for cryogenic experiments is a complex task, with counter-intuitive re-
quirements to suit the specific needs of a cryostat, or any given experiment. Thermal
mass and conductivity are two key considerations in these designs - any excessive mass
will increase the time required for a cool-down, however a large mass may benefit an elec-
trical experiment in which power is dissipated periodically, acting to damp temperature
oscillations. Thermal conductivity is necessary to ensure all components sit at the same
temperature, and with this comes the requirement for ‘good thermal contact’. This leads to
over-rated bolt holes, large clamping forces, and large contact surface area, to ensure proper
thermalisation. Of course, considerations like manufacturability are also present, however
OFHC copper billet is generally the base stock for these designs.
This Appendix shows an ‘overal view’ of some of the designs which I’ve contributed to our
laboratory over the course of my research. It is not exahaustive, but shows examples of
some of the more interesting designs.
A ‘cold finger’ device mount and mixing chamber shield was developed for a new cryostat,
based on old designs and principles applied to some of our lab‘s first cryostats. With this,
mounting hardware for a number of different generations of PCBs for our laboratory were
designed, ensuring that the cold finger was of universal benefit, no matter what experiment
was conducted. Further to this, hardware was developed to hold a large-format PCB hor-
izontally within the same cryostat, at an appropriate height to hold samples in the centre
of the field of a vector magnet.
Along with this, mounting and shielding hardware for a new PCB was designed, for a
cryostat with no mixing chamber shield. This design includes both a base and a cover for
radiation shielding, however maintains gaps for cable and connector entries.
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(d)(c)
(a)
Figure B.1: (a), (b) The overall ‘assembly view’ of the mixing chamber level mounting
hardware for a BlueFors LD400. (c),(d), cutaway views,showing the cold finger and
PCB mounted. All components in colour (except the PCB) were designed by me, or
adapted from similar, previous designs used in our laboratory.
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Figure B.2: The overall ‘assembly view’ of the mixing chamber level mounting hard-
ware for a BlueFors LD400.
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Figure B.3: The overall assembly used to hold the large format PCB directly in the
centre of the magnet bore of our BlueFors LD400
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(c)
Figure B.4: The overall ‘assembly view,’ and cutaways of the second set of radiation
shielding and mounting hardware designed for the program.
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(d)
Figure B.5: Rear views showing the radiation shielding with PCB inside, with and
without high frequency connectors.
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